stats.txt revision 10515:bd7c2aa12122
1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 47.379675 # Number of seconds simulated 4sim_ticks 47379674621500 # Number of ticks simulated 5final_tick 47379674621500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks 7host_inst_rate 109387 # Simulator instruction rate (inst/s) 8host_op_rate 128661 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 5550125892 # Simulator tick rate (ticks/s) 10host_mem_usage 850512 # Number of bytes of host memory used 11host_seconds 8536.68 # Real time elapsed on the host 12sim_insts 933798389 # Number of instructions simulated 13sim_ops 1098335322 # Number of ops (including micro ops) simulated 14system.voltage_domain.voltage 1 # Voltage in Volts 15system.clk_domain.clock 1000 # Clock period in ticks 16system.realview.nvmem.bytes_read::cpu0.inst 384 # Number of bytes read from this memory 17system.realview.nvmem.bytes_read::cpu0.data 36 # Number of bytes read from this memory 18system.realview.nvmem.bytes_read::cpu1.inst 144 # Number of bytes read from this memory 19system.realview.nvmem.bytes_read::cpu1.data 8 # Number of bytes read from this memory 20system.realview.nvmem.bytes_read::total 572 # Number of bytes read from this memory 21system.realview.nvmem.bytes_inst_read::cpu0.inst 384 # Number of instructions bytes read from this memory 22system.realview.nvmem.bytes_inst_read::cpu1.inst 144 # Number of instructions bytes read from this memory 23system.realview.nvmem.bytes_inst_read::total 528 # Number of instructions bytes read from this memory 24system.realview.nvmem.num_reads::cpu0.inst 24 # Number of read requests responded to by this memory 25system.realview.nvmem.num_reads::cpu0.data 5 # Number of read requests responded to by this memory 26system.realview.nvmem.num_reads::cpu1.inst 9 # Number of read requests responded to by this memory 27system.realview.nvmem.num_reads::cpu1.data 1 # Number of read requests responded to by this memory 28system.realview.nvmem.num_reads::total 39 # Number of read requests responded to by this memory 29system.realview.nvmem.bw_read::cpu0.inst 8 # Total read bandwidth from this memory (bytes/s) 30system.realview.nvmem.bw_read::cpu0.data 1 # Total read bandwidth from this memory (bytes/s) 31system.realview.nvmem.bw_read::cpu1.inst 3 # Total read bandwidth from this memory (bytes/s) 32system.realview.nvmem.bw_read::cpu1.data 0 # Total read bandwidth from this memory (bytes/s) 33system.realview.nvmem.bw_read::total 12 # Total read bandwidth from this memory (bytes/s) 34system.realview.nvmem.bw_inst_read::cpu0.inst 8 # Instruction read bandwidth from this memory (bytes/s) 35system.realview.nvmem.bw_inst_read::cpu1.inst 3 # Instruction read bandwidth from this memory (bytes/s) 36system.realview.nvmem.bw_inst_read::total 11 # Instruction read bandwidth from this memory (bytes/s) 37system.realview.nvmem.bw_total::cpu0.inst 8 # Total bandwidth to/from this memory (bytes/s) 38system.realview.nvmem.bw_total::cpu0.data 1 # Total bandwidth to/from this memory (bytes/s) 39system.realview.nvmem.bw_total::cpu1.inst 3 # Total bandwidth to/from this memory (bytes/s) 40system.realview.nvmem.bw_total::cpu1.data 0 # Total bandwidth to/from this memory (bytes/s) 41system.realview.nvmem.bw_total::total 12 # Total bandwidth to/from this memory (bytes/s) 42system.physmem.bytes_read::realview.ide 472128 # Number of bytes read from this memory 43system.physmem.bytes_read::cpu0.dtb.walker 353088 # Number of bytes read from this memory 44system.physmem.bytes_read::cpu0.itb.walker 523648 # Number of bytes read from this memory 45system.physmem.bytes_read::cpu0.inst 1152800 # Number of bytes read from this memory 46system.physmem.bytes_read::cpu0.data 18354072 # Number of bytes read from this memory 47system.physmem.bytes_read::cpu0.l2cache.prefetcher 38298624 # Number of bytes read from this memory 48system.physmem.bytes_read::cpu1.dtb.walker 338240 # Number of bytes read from this memory 49system.physmem.bytes_read::cpu1.itb.walker 462784 # Number of bytes read from this memory 50system.physmem.bytes_read::cpu1.inst 532064 # Number of bytes read from this memory 51system.physmem.bytes_read::cpu1.data 12967328 # Number of bytes read from this memory 52system.physmem.bytes_read::cpu1.l2cache.prefetcher 29162240 # Number of bytes read from this memory 53system.physmem.bytes_read::total 102617016 # Number of bytes read from this memory 54system.physmem.bytes_inst_read::cpu0.inst 1152800 # Number of instructions bytes read from this memory 55system.physmem.bytes_inst_read::cpu1.inst 532064 # Number of instructions bytes read from this memory 56system.physmem.bytes_inst_read::total 1684864 # Number of instructions bytes read from this memory 57system.physmem.bytes_written::writebacks 56488832 # Number of bytes written to this memory 58system.physmem.bytes_written::realview.ide 6830592 # Number of bytes written to this memory 59system.physmem.bytes_written::cpu0.data 66623564 # Number of bytes written to this memory 60system.physmem.bytes_written::cpu1.data 34275268 # Number of bytes written to this memory 61system.physmem.bytes_written::total 164218256 # Number of bytes written to this memory 62system.physmem.num_reads::realview.ide 7377 # Number of read requests responded to by this memory 63system.physmem.num_reads::cpu0.dtb.walker 5517 # Number of read requests responded to by this memory 64system.physmem.num_reads::cpu0.itb.walker 8182 # Number of read requests responded to by this memory 65system.physmem.num_reads::cpu0.inst 33965 # Number of read requests responded to by this memory 66system.physmem.num_reads::cpu0.data 286804 # Number of read requests responded to by this memory 67system.physmem.num_reads::cpu0.l2cache.prefetcher 598416 # Number of read requests responded to by this memory 68system.physmem.num_reads::cpu1.dtb.walker 5285 # Number of read requests responded to by this memory 69system.physmem.num_reads::cpu1.itb.walker 7231 # Number of read requests responded to by this memory 70system.physmem.num_reads::cpu1.inst 8357 # Number of read requests responded to by this memory 71system.physmem.num_reads::cpu1.data 202629 # Number of read requests responded to by this memory 72system.physmem.num_reads::cpu1.l2cache.prefetcher 455660 # Number of read requests responded to by this memory 73system.physmem.num_reads::total 1619423 # Number of read requests responded to by this memory 74system.physmem.num_writes::writebacks 882638 # Number of write requests responded to by this memory 75system.physmem.num_writes::realview.ide 106728 # Number of write requests responded to by this memory 76system.physmem.num_writes::cpu0.data 1043270 # Number of write requests responded to by this memory 77system.physmem.num_writes::cpu1.data 535552 # Number of write requests responded to by this memory 78system.physmem.num_writes::total 2568188 # Number of write requests responded to by this memory 79system.physmem.bw_read::realview.ide 9965 # Total read bandwidth from this memory (bytes/s) 80system.physmem.bw_read::cpu0.dtb.walker 7452 # Total read bandwidth from this memory (bytes/s) 81system.physmem.bw_read::cpu0.itb.walker 11052 # Total read bandwidth from this memory (bytes/s) 82system.physmem.bw_read::cpu0.inst 24331 # Total read bandwidth from this memory (bytes/s) 83system.physmem.bw_read::cpu0.data 387383 # Total read bandwidth from this memory (bytes/s) 84system.physmem.bw_read::cpu0.l2cache.prefetcher 808334 # Total read bandwidth from this memory (bytes/s) 85system.physmem.bw_read::cpu1.dtb.walker 7139 # Total read bandwidth from this memory (bytes/s) 86system.physmem.bw_read::cpu1.itb.walker 9768 # Total read bandwidth from this memory (bytes/s) 87system.physmem.bw_read::cpu1.inst 11230 # Total read bandwidth from this memory (bytes/s) 88system.physmem.bw_read::cpu1.data 273690 # Total read bandwidth from this memory (bytes/s) 89system.physmem.bw_read::cpu1.l2cache.prefetcher 615501 # Total read bandwidth from this memory (bytes/s) 90system.physmem.bw_read::total 2165845 # Total read bandwidth from this memory (bytes/s) 91system.physmem.bw_inst_read::cpu0.inst 24331 # Instruction read bandwidth from this memory (bytes/s) 92system.physmem.bw_inst_read::cpu1.inst 11230 # Instruction read bandwidth from this memory (bytes/s) 93system.physmem.bw_inst_read::total 35561 # Instruction read bandwidth from this memory (bytes/s) 94system.physmem.bw_write::writebacks 1192259 # Write bandwidth from this memory (bytes/s) 95system.physmem.bw_write::realview.ide 144167 # Write bandwidth from this memory (bytes/s) 96system.physmem.bw_write::cpu0.data 1406163 # Write bandwidth from this memory (bytes/s) 97system.physmem.bw_write::cpu1.data 723417 # Write bandwidth from this memory (bytes/s) 98system.physmem.bw_write::total 3466006 # Write bandwidth from this memory (bytes/s) 99system.physmem.bw_total::writebacks 1192259 # Total bandwidth to/from this memory (bytes/s) 100system.physmem.bw_total::realview.ide 154132 # Total bandwidth to/from this memory (bytes/s) 101system.physmem.bw_total::cpu0.dtb.walker 7452 # Total bandwidth to/from this memory (bytes/s) 102system.physmem.bw_total::cpu0.itb.walker 11052 # Total bandwidth to/from this memory (bytes/s) 103system.physmem.bw_total::cpu0.inst 24331 # Total bandwidth to/from this memory (bytes/s) 104system.physmem.bw_total::cpu0.data 1793546 # Total bandwidth to/from this memory (bytes/s) 105system.physmem.bw_total::cpu0.l2cache.prefetcher 808334 # Total bandwidth to/from this memory (bytes/s) 106system.physmem.bw_total::cpu1.dtb.walker 7139 # Total bandwidth to/from this memory (bytes/s) 107system.physmem.bw_total::cpu1.itb.walker 9768 # Total bandwidth to/from this memory (bytes/s) 108system.physmem.bw_total::cpu1.inst 11230 # Total bandwidth to/from this memory (bytes/s) 109system.physmem.bw_total::cpu1.data 997107 # Total bandwidth to/from this memory (bytes/s) 110system.physmem.bw_total::cpu1.l2cache.prefetcher 615501 # Total bandwidth to/from this memory (bytes/s) 111system.physmem.bw_total::total 5631851 # Total bandwidth to/from this memory (bytes/s) 112system.physmem.readReqs 1619423 # Number of read requests accepted 113system.physmem.writeReqs 2568188 # Number of write requests accepted 114system.physmem.readBursts 1619423 # Number of DRAM read bursts, including those serviced by the write queue 115system.physmem.writeBursts 2568188 # Number of DRAM write bursts, including those merged in the write queue 116system.physmem.bytesReadDRAM 103371328 # Total number of bytes read from DRAM 117system.physmem.bytesReadWrQ 271744 # Total number of bytes read from write queue 118system.physmem.bytesWritten 158872640 # Total number of bytes written to DRAM 119system.physmem.bytesReadSys 102617016 # Total read bytes from the system interface side 120system.physmem.bytesWrittenSys 164218256 # Total written bytes from the system interface side 121system.physmem.servicedByWrQ 4246 # Number of DRAM read bursts serviced by the write queue 122system.physmem.mergedWrBursts 85771 # Number of DRAM write bursts merged with an existing one 123system.physmem.neitherReadNorWriteReqs 103144 # Number of requests that are neither read nor write 124system.physmem.perBankRdBursts::0 111705 # Per bank write bursts 125system.physmem.perBankRdBursts::1 107185 # Per bank write bursts 126system.physmem.perBankRdBursts::2 95216 # Per bank write bursts 127system.physmem.perBankRdBursts::3 93593 # Per bank write bursts 128system.physmem.perBankRdBursts::4 97040 # Per bank write bursts 129system.physmem.perBankRdBursts::5 109538 # Per bank write bursts 130system.physmem.perBankRdBursts::6 103640 # Per bank write bursts 131system.physmem.perBankRdBursts::7 104459 # Per bank write bursts 132system.physmem.perBankRdBursts::8 87345 # Per bank write bursts 133system.physmem.perBankRdBursts::9 119689 # Per bank write bursts 134system.physmem.perBankRdBursts::10 87550 # Per bank write bursts 135system.physmem.perBankRdBursts::11 102455 # Per bank write bursts 136system.physmem.perBankRdBursts::12 98167 # Per bank write bursts 137system.physmem.perBankRdBursts::13 96293 # Per bank write bursts 138system.physmem.perBankRdBursts::14 97699 # Per bank write bursts 139system.physmem.perBankRdBursts::15 103603 # Per bank write bursts 140system.physmem.perBankWrBursts::0 151797 # Per bank write bursts 141system.physmem.perBankWrBursts::1 157102 # Per bank write bursts 142system.physmem.perBankWrBursts::2 173467 # Per bank write bursts 143system.physmem.perBankWrBursts::3 129226 # Per bank write bursts 144system.physmem.perBankWrBursts::4 217724 # Per bank write bursts 145system.physmem.perBankWrBursts::5 151423 # Per bank write bursts 146system.physmem.perBankWrBursts::6 153455 # Per bank write bursts 147system.physmem.perBankWrBursts::7 181552 # Per bank write bursts 148system.physmem.perBankWrBursts::8 127836 # Per bank write bursts 149system.physmem.perBankWrBursts::9 166575 # Per bank write bursts 150system.physmem.perBankWrBursts::10 140595 # Per bank write bursts 151system.physmem.perBankWrBursts::11 139064 # Per bank write bursts 152system.physmem.perBankWrBursts::12 135611 # Per bank write bursts 153system.physmem.perBankWrBursts::13 129688 # Per bank write bursts 154system.physmem.perBankWrBursts::14 173219 # Per bank write bursts 155system.physmem.perBankWrBursts::15 154051 # Per bank write bursts 156system.physmem.numRdRetry 0 # Number of times read queue was full causing retry 157system.physmem.numWrRetry 280 # Number of times write queue was full causing retry 158system.physmem.totGap 47379673169000 # Total gap between requests 159system.physmem.readPktSize::0 0 # Read request sizes (log2) 160system.physmem.readPktSize::1 0 # Read request sizes (log2) 161system.physmem.readPktSize::2 0 # Read request sizes (log2) 162system.physmem.readPktSize::3 37 # Read request sizes (log2) 163system.physmem.readPktSize::4 21333 # Read request sizes (log2) 164system.physmem.readPktSize::5 0 # Read request sizes (log2) 165system.physmem.readPktSize::6 1598053 # Read request sizes (log2) 166system.physmem.writePktSize::0 0 # Write request sizes (log2) 167system.physmem.writePktSize::1 0 # Write request sizes (log2) 168system.physmem.writePktSize::2 2 # Write request sizes (log2) 169system.physmem.writePktSize::3 2601 # Write request sizes (log2) 170system.physmem.writePktSize::4 0 # Write request sizes (log2) 171system.physmem.writePktSize::5 0 # Write request sizes (log2) 172system.physmem.writePktSize::6 2565585 # Write request sizes (log2) 173system.physmem.rdQLenPdf::0 575288 # What read queue length does an incoming req see 174system.physmem.rdQLenPdf::1 378276 # What read queue length does an incoming req see 175system.physmem.rdQLenPdf::2 198870 # What read queue length does an incoming req see 176system.physmem.rdQLenPdf::3 124070 # What read queue length does an incoming req see 177system.physmem.rdQLenPdf::4 84552 # What read queue length does an incoming req see 178system.physmem.rdQLenPdf::5 66107 # What read queue length does an incoming req see 179system.physmem.rdQLenPdf::6 57559 # What read queue length does an incoming req see 180system.physmem.rdQLenPdf::7 49842 # What read queue length does an incoming req see 181system.physmem.rdQLenPdf::8 42131 # What read queue length does an incoming req see 182system.physmem.rdQLenPdf::9 14414 # What read queue length does an incoming req see 183system.physmem.rdQLenPdf::10 7965 # What read queue length does an incoming req see 184system.physmem.rdQLenPdf::11 5242 # What read queue length does an incoming req see 185system.physmem.rdQLenPdf::12 3374 # What read queue length does an incoming req see 186system.physmem.rdQLenPdf::13 2598 # What read queue length does an incoming req see 187system.physmem.rdQLenPdf::14 1882 # What read queue length does an incoming req see 188system.physmem.rdQLenPdf::15 1439 # What read queue length does an incoming req see 189system.physmem.rdQLenPdf::16 715 # What read queue length does an incoming req see 190system.physmem.rdQLenPdf::17 512 # What read queue length does an incoming req see 191system.physmem.rdQLenPdf::18 199 # What read queue length does an incoming req see 192system.physmem.rdQLenPdf::19 135 # What read queue length does an incoming req see 193system.physmem.rdQLenPdf::20 7 # What read queue length does an incoming req see 194system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 195system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 196system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 197system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 198system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 199system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 200system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 201system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 202system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 203system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 204system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 205system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see 206system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see 207system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see 208system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see 209system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see 210system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see 211system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see 212system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 213system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 214system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 215system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 216system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 217system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 218system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 219system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see 220system.physmem.wrQLenPdf::15 50077 # What write queue length does an incoming req see 221system.physmem.wrQLenPdf::16 80336 # What write queue length does an incoming req see 222system.physmem.wrQLenPdf::17 91349 # What write queue length does an incoming req see 223system.physmem.wrQLenPdf::18 103691 # What write queue length does an incoming req see 224system.physmem.wrQLenPdf::19 113552 # What write queue length does an incoming req see 225system.physmem.wrQLenPdf::20 135687 # What write queue length does an incoming req see 226system.physmem.wrQLenPdf::21 144994 # What write queue length does an incoming req see 227system.physmem.wrQLenPdf::22 161556 # What write queue length does an incoming req see 228system.physmem.wrQLenPdf::23 168861 # What write queue length does an incoming req see 229system.physmem.wrQLenPdf::24 188844 # What write queue length does an incoming req see 230system.physmem.wrQLenPdf::25 173768 # What write queue length does an incoming req see 231system.physmem.wrQLenPdf::26 166459 # What write queue length does an incoming req see 232system.physmem.wrQLenPdf::27 153274 # What write queue length does an incoming req see 233system.physmem.wrQLenPdf::28 157126 # What write queue length does an incoming req see 234system.physmem.wrQLenPdf::29 123678 # What write queue length does an incoming req see 235system.physmem.wrQLenPdf::30 118188 # What write queue length does an incoming req see 236system.physmem.wrQLenPdf::31 114281 # What write queue length does an incoming req see 237system.physmem.wrQLenPdf::32 106686 # What write queue length does an incoming req see 238system.physmem.wrQLenPdf::33 15195 # What write queue length does an incoming req see 239system.physmem.wrQLenPdf::34 11268 # What write queue length does an incoming req see 240system.physmem.wrQLenPdf::35 9055 # What write queue length does an incoming req see 241system.physmem.wrQLenPdf::36 7628 # What write queue length does an incoming req see 242system.physmem.wrQLenPdf::37 7057 # What write queue length does an incoming req see 243system.physmem.wrQLenPdf::38 6378 # What write queue length does an incoming req see 244system.physmem.wrQLenPdf::39 5840 # What write queue length does an incoming req see 245system.physmem.wrQLenPdf::40 5400 # What write queue length does an incoming req see 246system.physmem.wrQLenPdf::41 5192 # What write queue length does an incoming req see 247system.physmem.wrQLenPdf::42 4660 # What write queue length does an incoming req see 248system.physmem.wrQLenPdf::43 4389 # What write queue length does an incoming req see 249system.physmem.wrQLenPdf::44 4093 # What write queue length does an incoming req see 250system.physmem.wrQLenPdf::45 4040 # What write queue length does an incoming req see 251system.physmem.wrQLenPdf::46 3814 # What write queue length does an incoming req see 252system.physmem.wrQLenPdf::47 3583 # What write queue length does an incoming req see 253system.physmem.wrQLenPdf::48 3430 # What write queue length does an incoming req see 254system.physmem.wrQLenPdf::49 3546 # What write queue length does an incoming req see 255system.physmem.wrQLenPdf::50 3135 # What write queue length does an incoming req see 256system.physmem.wrQLenPdf::51 3036 # What write queue length does an incoming req see 257system.physmem.wrQLenPdf::52 2997 # What write queue length does an incoming req see 258system.physmem.wrQLenPdf::53 2927 # What write queue length does an incoming req see 259system.physmem.wrQLenPdf::54 2444 # What write queue length does an incoming req see 260system.physmem.wrQLenPdf::55 2152 # What write queue length does an incoming req see 261system.physmem.wrQLenPdf::56 1911 # What write queue length does an incoming req see 262system.physmem.wrQLenPdf::57 1704 # What write queue length does an incoming req see 263system.physmem.wrQLenPdf::58 1382 # What write queue length does an incoming req see 264system.physmem.wrQLenPdf::59 1113 # What write queue length does an incoming req see 265system.physmem.wrQLenPdf::60 878 # What write queue length does an incoming req see 266system.physmem.wrQLenPdf::61 602 # What write queue length does an incoming req see 267system.physmem.wrQLenPdf::62 472 # What write queue length does an incoming req see 268system.physmem.wrQLenPdf::63 674 # What write queue length does an incoming req see 269system.physmem.bytesPerActivate::samples 968355 # Bytes accessed per row activation 270system.physmem.bytesPerActivate::mean 270.813741 # Bytes accessed per row activation 271system.physmem.bytesPerActivate::gmean 146.322670 # Bytes accessed per row activation 272system.physmem.bytesPerActivate::stdev 334.242545 # Bytes accessed per row activation 273system.physmem.bytesPerActivate::0-127 500729 51.71% 51.71% # Bytes accessed per row activation 274system.physmem.bytesPerActivate::128-255 182951 18.89% 70.60% # Bytes accessed per row activation 275system.physmem.bytesPerActivate::256-383 62910 6.50% 77.10% # Bytes accessed per row activation 276system.physmem.bytesPerActivate::384-511 30320 3.13% 80.23% # Bytes accessed per row activation 277system.physmem.bytesPerActivate::512-639 27676 2.86% 83.09% # Bytes accessed per row activation 278system.physmem.bytesPerActivate::640-767 15651 1.62% 84.70% # Bytes accessed per row activation 279system.physmem.bytesPerActivate::768-895 12433 1.28% 85.99% # Bytes accessed per row activation 280system.physmem.bytesPerActivate::896-1023 15606 1.61% 87.60% # Bytes accessed per row activation 281system.physmem.bytesPerActivate::1024-1151 120079 12.40% 100.00% # Bytes accessed per row activation 282system.physmem.bytesPerActivate::total 968355 # Bytes accessed per row activation 283system.physmem.rdPerTurnAround::samples 90300 # Reads before turning the bus around for writes 284system.physmem.rdPerTurnAround::mean 17.886467 # Reads before turning the bus around for writes 285system.physmem.rdPerTurnAround::stdev 201.343157 # Reads before turning the bus around for writes 286system.physmem.rdPerTurnAround::0-2047 90297 100.00% 100.00% # Reads before turning the bus around for writes 287system.physmem.rdPerTurnAround::10240-12287 1 0.00% 100.00% # Reads before turning the bus around for writes 288system.physmem.rdPerTurnAround::14336-16383 1 0.00% 100.00% # Reads before turning the bus around for writes 289system.physmem.rdPerTurnAround::57344-59391 1 0.00% 100.00% # Reads before turning the bus around for writes 290system.physmem.rdPerTurnAround::total 90300 # Reads before turning the bus around for writes 291system.physmem.wrPerTurnAround::samples 90300 # Writes before turning the bus around for reads 292system.physmem.wrPerTurnAround::mean 27.490421 # Writes before turning the bus around for reads 293system.physmem.wrPerTurnAround::gmean 23.640759 # Writes before turning the bus around for reads 294system.physmem.wrPerTurnAround::stdev 19.748039 # Writes before turning the bus around for reads 295system.physmem.wrPerTurnAround::16-23 56859 62.97% 62.97% # Writes before turning the bus around for reads 296system.physmem.wrPerTurnAround::24-31 8057 8.92% 71.89% # Writes before turning the bus around for reads 297system.physmem.wrPerTurnAround::32-39 12273 13.59% 85.48% # Writes before turning the bus around for reads 298system.physmem.wrPerTurnAround::40-47 3990 4.42% 89.90% # Writes before turning the bus around for reads 299system.physmem.wrPerTurnAround::48-55 1898 2.10% 92.00% # Writes before turning the bus around for reads 300system.physmem.wrPerTurnAround::56-63 944 1.05% 93.05% # Writes before turning the bus around for reads 301system.physmem.wrPerTurnAround::64-71 2681 2.97% 96.02% # Writes before turning the bus around for reads 302system.physmem.wrPerTurnAround::72-79 1258 1.39% 97.41% # Writes before turning the bus around for reads 303system.physmem.wrPerTurnAround::80-87 729 0.81% 98.22% # Writes before turning the bus around for reads 304system.physmem.wrPerTurnAround::88-95 233 0.26% 98.47% # Writes before turning the bus around for reads 305system.physmem.wrPerTurnAround::96-103 328 0.36% 98.84% # Writes before turning the bus around for reads 306system.physmem.wrPerTurnAround::104-111 174 0.19% 99.03% # Writes before turning the bus around for reads 307system.physmem.wrPerTurnAround::112-119 473 0.52% 99.55% # Writes before turning the bus around for reads 308system.physmem.wrPerTurnAround::120-127 16 0.02% 99.57% # Writes before turning the bus around for reads 309system.physmem.wrPerTurnAround::128-135 44 0.05% 99.62% # Writes before turning the bus around for reads 310system.physmem.wrPerTurnAround::136-143 33 0.04% 99.66% # Writes before turning the bus around for reads 311system.physmem.wrPerTurnAround::144-151 16 0.02% 99.67% # Writes before turning the bus around for reads 312system.physmem.wrPerTurnAround::152-159 34 0.04% 99.71% # Writes before turning the bus around for reads 313system.physmem.wrPerTurnAround::160-167 77 0.09% 99.80% # Writes before turning the bus around for reads 314system.physmem.wrPerTurnAround::168-175 57 0.06% 99.86% # Writes before turning the bus around for reads 315system.physmem.wrPerTurnAround::176-183 40 0.04% 99.90% # Writes before turning the bus around for reads 316system.physmem.wrPerTurnAround::184-191 6 0.01% 99.91% # Writes before turning the bus around for reads 317system.physmem.wrPerTurnAround::192-199 21 0.02% 99.93% # Writes before turning the bus around for reads 318system.physmem.wrPerTurnAround::208-215 22 0.02% 99.96% # Writes before turning the bus around for reads 319system.physmem.wrPerTurnAround::216-223 2 0.00% 99.96% # Writes before turning the bus around for reads 320system.physmem.wrPerTurnAround::224-231 4 0.00% 99.97% # Writes before turning the bus around for reads 321system.physmem.wrPerTurnAround::232-239 3 0.00% 99.97% # Writes before turning the bus around for reads 322system.physmem.wrPerTurnAround::240-247 7 0.01% 99.98% # Writes before turning the bus around for reads 323system.physmem.wrPerTurnAround::248-255 9 0.01% 99.99% # Writes before turning the bus around for reads 324system.physmem.wrPerTurnAround::256-263 3 0.00% 99.99% # Writes before turning the bus around for reads 325system.physmem.wrPerTurnAround::264-271 6 0.01% 100.00% # Writes before turning the bus around for reads 326system.physmem.wrPerTurnAround::272-279 3 0.00% 100.00% # Writes before turning the bus around for reads 327system.physmem.wrPerTurnAround::total 90300 # Writes before turning the bus around for reads 328system.physmem.totQLat 65880977516 # Total ticks spent queuing 329system.physmem.totMemAccLat 96165546266 # Total ticks spent from burst creation until serviced by the DRAM 330system.physmem.totBusLat 8075885000 # Total ticks spent in databus transfers 331system.physmem.avgQLat 40788.70 # Average queueing delay per DRAM burst 332system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 333system.physmem.avgMemAccLat 59538.70 # Average memory access latency per DRAM burst 334system.physmem.avgRdBW 2.18 # Average DRAM read bandwidth in MiByte/s 335system.physmem.avgWrBW 3.35 # Average achieved write bandwidth in MiByte/s 336system.physmem.avgRdBWSys 2.17 # Average system read bandwidth in MiByte/s 337system.physmem.avgWrBWSys 3.47 # Average system write bandwidth in MiByte/s 338system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 339system.physmem.busUtil 0.04 # Data bus utilization in percentage 340system.physmem.busUtilRead 0.02 # Data bus utilization in percentage for reads 341system.physmem.busUtilWrite 0.03 # Data bus utilization in percentage for writes 342system.physmem.avgRdQLen 3.63 # Average read queue length when enqueuing 343system.physmem.avgWrQLen 25.06 # Average write queue length when enqueuing 344system.physmem.readRowHits 1266207 # Number of row buffer hits during reads 345system.physmem.writeRowHits 1862998 # Number of row buffer hits during writes 346system.physmem.readRowHitRate 78.39 # Row buffer hit rate for reads 347system.physmem.writeRowHitRate 75.05 # Row buffer hit rate for writes 348system.physmem.avgGap 11314248.90 # Average gap between requests 349system.physmem.pageHitRate 76.37 # Row buffer hit rate, read and write combined 350system.physmem.memoryStateTime::IDLE 45458713155000 # Time in different power states 351system.physmem.memoryStateTime::REF 1582111440000 # Time in different power states 352system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states 353system.physmem.memoryStateTime::ACT 338849669500 # Time in different power states 354system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states 355system.physmem.actEnergy::0 3771472320 # Energy for activate commands per rank (pJ) 356system.physmem.actEnergy::1 3549283920 # Energy for activate commands per rank (pJ) 357system.physmem.preEnergy::0 2057847000 # Energy for precharge commands per rank (pJ) 358system.physmem.preEnergy::1 1936613250 # Energy for precharge commands per rank (pJ) 359system.physmem.readEnergy::0 6414501600 # Energy for read commands per rank (pJ) 360system.physmem.readEnergy::1 6183847800 # Energy for read commands per rank (pJ) 361system.physmem.writeEnergy::0 8526034080 # Energy for write commands per rank (pJ) 362system.physmem.writeEnergy::1 7559820720 # Energy for write commands per rank (pJ) 363system.physmem.refreshEnergy::0 3094609976640 # Energy for refresh commands per rank (pJ) 364system.physmem.refreshEnergy::1 3094609976640 # Energy for refresh commands per rank (pJ) 365system.physmem.actBackEnergy::0 1215510046335 # Energy for active background per rank (pJ) 366system.physmem.actBackEnergy::1 1201972779180 # Energy for active background per rank (pJ) 367system.physmem.preBackEnergy::0 27361567580250 # Energy for precharge background per rank (pJ) 368system.physmem.preBackEnergy::1 27373442376000 # Energy for precharge background per rank (pJ) 369system.physmem.totalEnergy::0 31692457458225 # Total energy per rank (pJ) 370system.physmem.totalEnergy::1 31689254697510 # Total energy per rank (pJ) 371system.physmem.averagePower::0 668.904083 # Core power per rank (mW) 372system.physmem.averagePower::1 668.836485 # Core power per rank (mW) 373system.membus.trans_dist::ReadReq 1503713 # Transaction distribution 374system.membus.trans_dist::ReadResp 1503713 # Transaction distribution 375system.membus.trans_dist::WriteReq 38586 # Transaction distribution 376system.membus.trans_dist::WriteResp 38586 # Transaction distribution 377system.membus.trans_dist::Writeback 882638 # Transaction distribution 378system.membus.trans_dist::WriteInvalidateReq 1682947 # Transaction distribution 379system.membus.trans_dist::WriteInvalidateResp 1682947 # Transaction distribution 380system.membus.trans_dist::UpgradeReq 373970 # Transaction distribution 381system.membus.trans_dist::SCUpgradeReq 331267 # Transaction distribution 382system.membus.trans_dist::UpgradeResp 103150 # Transaction distribution 383system.membus.trans_dist::ReadExReq 170539 # Transaction distribution 384system.membus.trans_dist::ReadExResp 155861 # Transaction distribution 385system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 123084 # Packet count per connected master and slave (bytes) 386system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 78 # Packet count per connected master and slave (bytes) 387system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 26002 # Packet count per connected master and slave (bytes) 388system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 8087433 # Packet count per connected master and slave (bytes) 389system.membus.pkt_count_system.l2c.mem_side::total 8236597 # Packet count per connected master and slave (bytes) 390system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 229762 # Packet count per connected master and slave (bytes) 391system.membus.pkt_count_system.iocache.mem_side::total 229762 # Packet count per connected master and slave (bytes) 392system.membus.pkt_count::total 8466359 # Packet count per connected master and slave (bytes) 393system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 156191 # Cumulative packet size per connected master and slave (bytes) 394system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port 572 # Cumulative packet size per connected master and slave (bytes) 395system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 52004 # Cumulative packet size per connected master and slave (bytes) 396system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 259532552 # Cumulative packet size per connected master and slave (bytes) 397system.membus.pkt_size_system.l2c.mem_side::total 259741319 # Cumulative packet size per connected master and slave (bytes) 398system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 7302720 # Cumulative packet size per connected master and slave (bytes) 399system.membus.pkt_size_system.iocache.mem_side::total 7302720 # Cumulative packet size per connected master and slave (bytes) 400system.membus.pkt_size::total 267044039 # Cumulative packet size per connected master and slave (bytes) 401system.membus.snoops 618323 # Total snoops (count) 402system.membus.snoop_fanout::samples 4885385 # Request fanout histogram 403system.membus.snoop_fanout::mean 1 # Request fanout histogram 404system.membus.snoop_fanout::stdev 0 # Request fanout histogram 405system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 406system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 407system.membus.snoop_fanout::1 4885385 100.00% 100.00% # Request fanout histogram 408system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 409system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 410system.membus.snoop_fanout::min_value 1 # Request fanout histogram 411system.membus.snoop_fanout::max_value 1 # Request fanout histogram 412system.membus.snoop_fanout::total 4885385 # Request fanout histogram 413system.membus.reqLayer0.occupancy 98770920 # Layer occupancy (ticks) 414system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) 415system.membus.reqLayer1.occupancy 45500 # Layer occupancy (ticks) 416system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) 417system.membus.reqLayer2.occupancy 21644945 # Layer occupancy (ticks) 418system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) 419system.membus.reqLayer5.occupancy 25191464236 # Layer occupancy (ticks) 420system.membus.reqLayer5.utilization 0.1 # Layer utilization (%) 421system.membus.respLayer2.occupancy 16556458898 # Layer occupancy (ticks) 422system.membus.respLayer2.utilization 0.0 # Layer utilization (%) 423system.membus.respLayer3.occupancy 187451430 # Layer occupancy (ticks) 424system.membus.respLayer3.utilization 0.0 # Layer utilization (%) 425system.cpu_clk_domain.clock 500 # Clock period in ticks 426system.l2c.tags.replacements 1387044 # number of replacements 427system.l2c.tags.tagsinuse 64427.808632 # Cycle average of tags in use 428system.l2c.tags.total_refs 7620997 # Total number of references to valid blocks. 429system.l2c.tags.sampled_refs 1449367 # Sample count of references to valid blocks. 430system.l2c.tags.avg_refs 5.258155 # Average number of references to valid blocks. 431system.l2c.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 432system.l2c.tags.occ_blocks::writebacks 10003.170740 # Average occupied blocks per requestor 433system.l2c.tags.occ_blocks::cpu0.dtb.walker 188.441651 # Average occupied blocks per requestor 434system.l2c.tags.occ_blocks::cpu0.itb.walker 243.424548 # Average occupied blocks per requestor 435system.l2c.tags.occ_blocks::cpu0.inst 921.507825 # Average occupied blocks per requestor 436system.l2c.tags.occ_blocks::cpu0.data 8419.959281 # Average occupied blocks per requestor 437system.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher 24297.060802 # Average occupied blocks per requestor 438system.l2c.tags.occ_blocks::cpu1.dtb.walker 189.151688 # Average occupied blocks per requestor 439system.l2c.tags.occ_blocks::cpu1.itb.walker 259.454485 # Average occupied blocks per requestor 440system.l2c.tags.occ_blocks::cpu1.inst 442.813505 # Average occupied blocks per requestor 441system.l2c.tags.occ_blocks::cpu1.data 5057.928398 # Average occupied blocks per requestor 442system.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher 14404.895708 # Average occupied blocks per requestor 443system.l2c.tags.occ_percent::writebacks 0.152636 # Average percentage of cache occupancy 444system.l2c.tags.occ_percent::cpu0.dtb.walker 0.002875 # Average percentage of cache occupancy 445system.l2c.tags.occ_percent::cpu0.itb.walker 0.003714 # Average percentage of cache occupancy 446system.l2c.tags.occ_percent::cpu0.inst 0.014061 # Average percentage of cache occupancy 447system.l2c.tags.occ_percent::cpu0.data 0.128478 # Average percentage of cache occupancy 448system.l2c.tags.occ_percent::cpu0.l2cache.prefetcher 0.370744 # Average percentage of cache occupancy 449system.l2c.tags.occ_percent::cpu1.dtb.walker 0.002886 # Average percentage of cache occupancy 450system.l2c.tags.occ_percent::cpu1.itb.walker 0.003959 # Average percentage of cache occupancy 451system.l2c.tags.occ_percent::cpu1.inst 0.006757 # Average percentage of cache occupancy 452system.l2c.tags.occ_percent::cpu1.data 0.077178 # Average percentage of cache occupancy 453system.l2c.tags.occ_percent::cpu1.l2cache.prefetcher 0.219801 # Average percentage of cache occupancy 454system.l2c.tags.occ_percent::total 0.983090 # Average percentage of cache occupancy 455system.l2c.tags.occ_task_id_blocks::1022 33631 # Occupied blocks per task id 456system.l2c.tags.occ_task_id_blocks::1023 302 # Occupied blocks per task id 457system.l2c.tags.occ_task_id_blocks::1024 28390 # Occupied blocks per task id 458system.l2c.tags.age_task_id_blocks_1022::0 18 # Occupied blocks per task id 459system.l2c.tags.age_task_id_blocks_1022::1 86 # Occupied blocks per task id 460system.l2c.tags.age_task_id_blocks_1022::2 2393 # Occupied blocks per task id 461system.l2c.tags.age_task_id_blocks_1022::3 1787 # Occupied blocks per task id 462system.l2c.tags.age_task_id_blocks_1022::4 29347 # Occupied blocks per task id 463system.l2c.tags.age_task_id_blocks_1023::0 1 # Occupied blocks per task id 464system.l2c.tags.age_task_id_blocks_1023::1 16 # Occupied blocks per task id 465system.l2c.tags.age_task_id_blocks_1023::2 35 # Occupied blocks per task id 466system.l2c.tags.age_task_id_blocks_1023::3 34 # Occupied blocks per task id 467system.l2c.tags.age_task_id_blocks_1023::4 216 # Occupied blocks per task id 468system.l2c.tags.age_task_id_blocks_1024::0 26 # Occupied blocks per task id 469system.l2c.tags.age_task_id_blocks_1024::1 231 # Occupied blocks per task id 470system.l2c.tags.age_task_id_blocks_1024::2 2265 # Occupied blocks per task id 471system.l2c.tags.age_task_id_blocks_1024::3 4264 # Occupied blocks per task id 472system.l2c.tags.age_task_id_blocks_1024::4 21604 # Occupied blocks per task id 473system.l2c.tags.occ_task_id_percent::1022 0.513168 # Percentage of cache occupancy per task id 474system.l2c.tags.occ_task_id_percent::1023 0.004608 # Percentage of cache occupancy per task id 475system.l2c.tags.occ_task_id_percent::1024 0.433197 # Percentage of cache occupancy per task id 476system.l2c.tags.tag_accesses 91165244 # Number of tag accesses 477system.l2c.tags.data_accesses 91165244 # Number of data accesses 478system.l2c.ReadReq_hits::cpu0.dtb.walker 7553 # number of ReadReq hits 479system.l2c.ReadReq_hits::cpu0.itb.walker 4301 # number of ReadReq hits 480system.l2c.ReadReq_hits::cpu0.inst 170694 # number of ReadReq hits 481system.l2c.ReadReq_hits::cpu0.data 696092 # number of ReadReq hits 482system.l2c.ReadReq_hits::cpu0.l2cache.prefetcher 1825935 # number of ReadReq hits 483system.l2c.ReadReq_hits::cpu1.dtb.walker 8223 # number of ReadReq hits 484system.l2c.ReadReq_hits::cpu1.itb.walker 5157 # number of ReadReq hits 485system.l2c.ReadReq_hits::cpu1.inst 162945 # number of ReadReq hits 486system.l2c.ReadReq_hits::cpu1.data 691200 # number of ReadReq hits 487system.l2c.ReadReq_hits::cpu1.l2cache.prefetcher 1816536 # number of ReadReq hits 488system.l2c.ReadReq_hits::total 5388636 # number of ReadReq hits 489system.l2c.Writeback_hits::writebacks 2284318 # number of Writeback hits 490system.l2c.Writeback_hits::total 2284318 # number of Writeback hits 491system.l2c.UpgradeReq_hits::cpu0.data 28567 # number of UpgradeReq hits 492system.l2c.UpgradeReq_hits::cpu1.data 31425 # number of UpgradeReq hits 493system.l2c.UpgradeReq_hits::total 59992 # number of UpgradeReq hits 494system.l2c.SCUpgradeReq_hits::cpu0.data 8944 # number of SCUpgradeReq hits 495system.l2c.SCUpgradeReq_hits::cpu1.data 7440 # number of SCUpgradeReq hits 496system.l2c.SCUpgradeReq_hits::total 16384 # number of SCUpgradeReq hits 497system.l2c.ReadExReq_hits::cpu0.data 53362 # number of ReadExReq hits 498system.l2c.ReadExReq_hits::cpu1.data 53750 # number of ReadExReq hits 499system.l2c.ReadExReq_hits::total 107112 # number of ReadExReq hits 500system.l2c.demand_hits::cpu0.dtb.walker 7553 # number of demand (read+write) hits 501system.l2c.demand_hits::cpu0.itb.walker 4301 # number of demand (read+write) hits 502system.l2c.demand_hits::cpu0.inst 170694 # number of demand (read+write) hits 503system.l2c.demand_hits::cpu0.data 749454 # number of demand (read+write) hits 504system.l2c.demand_hits::cpu0.l2cache.prefetcher 1825935 # number of demand (read+write) hits 505system.l2c.demand_hits::cpu1.dtb.walker 8223 # number of demand (read+write) hits 506system.l2c.demand_hits::cpu1.itb.walker 5157 # number of demand (read+write) hits 507system.l2c.demand_hits::cpu1.inst 162945 # number of demand (read+write) hits 508system.l2c.demand_hits::cpu1.data 744950 # number of demand (read+write) hits 509system.l2c.demand_hits::cpu1.l2cache.prefetcher 1816536 # number of demand (read+write) hits 510system.l2c.demand_hits::total 5495748 # number of demand (read+write) hits 511system.l2c.overall_hits::cpu0.dtb.walker 7553 # number of overall hits 512system.l2c.overall_hits::cpu0.itb.walker 4301 # number of overall hits 513system.l2c.overall_hits::cpu0.inst 170694 # number of overall hits 514system.l2c.overall_hits::cpu0.data 749454 # number of overall hits 515system.l2c.overall_hits::cpu0.l2cache.prefetcher 1825935 # number of overall hits 516system.l2c.overall_hits::cpu1.dtb.walker 8223 # number of overall hits 517system.l2c.overall_hits::cpu1.itb.walker 5157 # number of overall hits 518system.l2c.overall_hits::cpu1.inst 162945 # number of overall hits 519system.l2c.overall_hits::cpu1.data 744950 # number of overall hits 520system.l2c.overall_hits::cpu1.l2cache.prefetcher 1816536 # number of overall hits 521system.l2c.overall_hits::total 5495748 # number of overall hits 522system.l2c.ReadReq_misses::cpu0.dtb.walker 5517 # number of ReadReq misses 523system.l2c.ReadReq_misses::cpu0.itb.walker 8182 # number of ReadReq misses 524system.l2c.ReadReq_misses::cpu0.inst 12718 # number of ReadReq misses 525system.l2c.ReadReq_misses::cpu0.data 197063 # number of ReadReq misses 526system.l2c.ReadReq_misses::cpu0.l2cache.prefetcher 598730 # number of ReadReq misses 527system.l2c.ReadReq_misses::cpu1.dtb.walker 5285 # number of ReadReq misses 528system.l2c.ReadReq_misses::cpu1.itb.walker 7231 # number of ReadReq misses 529system.l2c.ReadReq_misses::cpu1.inst 8328 # number of ReadReq misses 530system.l2c.ReadReq_misses::cpu1.data 136549 # number of ReadReq misses 531system.l2c.ReadReq_misses::cpu1.l2cache.prefetcher 456002 # number of ReadReq misses 532system.l2c.ReadReq_misses::total 1435605 # number of ReadReq misses 533system.l2c.UpgradeReq_misses::cpu0.data 38751 # number of UpgradeReq misses 534system.l2c.UpgradeReq_misses::cpu1.data 39177 # number of UpgradeReq misses 535system.l2c.UpgradeReq_misses::total 77928 # number of UpgradeReq misses 536system.l2c.SCUpgradeReq_misses::cpu0.data 11922 # number of SCUpgradeReq misses 537system.l2c.SCUpgradeReq_misses::cpu1.data 9604 # number of SCUpgradeReq misses 538system.l2c.SCUpgradeReq_misses::total 21526 # number of SCUpgradeReq misses 539system.l2c.ReadExReq_misses::cpu0.data 91592 # number of ReadExReq misses 540system.l2c.ReadExReq_misses::cpu1.data 67962 # number of ReadExReq misses 541system.l2c.ReadExReq_misses::total 159554 # number of ReadExReq misses 542system.l2c.demand_misses::cpu0.dtb.walker 5517 # number of demand (read+write) misses 543system.l2c.demand_misses::cpu0.itb.walker 8182 # number of demand (read+write) misses 544system.l2c.demand_misses::cpu0.inst 12718 # number of demand (read+write) misses 545system.l2c.demand_misses::cpu0.data 288655 # number of demand (read+write) misses 546system.l2c.demand_misses::cpu0.l2cache.prefetcher 598730 # number of demand (read+write) misses 547system.l2c.demand_misses::cpu1.dtb.walker 5285 # number of demand (read+write) misses 548system.l2c.demand_misses::cpu1.itb.walker 7231 # number of demand (read+write) misses 549system.l2c.demand_misses::cpu1.inst 8328 # number of demand (read+write) misses 550system.l2c.demand_misses::cpu1.data 204511 # number of demand (read+write) misses 551system.l2c.demand_misses::cpu1.l2cache.prefetcher 456002 # number of demand (read+write) misses 552system.l2c.demand_misses::total 1595159 # number of demand (read+write) misses 553system.l2c.overall_misses::cpu0.dtb.walker 5517 # number of overall misses 554system.l2c.overall_misses::cpu0.itb.walker 8182 # number of overall misses 555system.l2c.overall_misses::cpu0.inst 12718 # number of overall misses 556system.l2c.overall_misses::cpu0.data 288655 # number of overall misses 557system.l2c.overall_misses::cpu0.l2cache.prefetcher 598730 # number of overall misses 558system.l2c.overall_misses::cpu1.dtb.walker 5285 # number of overall misses 559system.l2c.overall_misses::cpu1.itb.walker 7231 # number of overall misses 560system.l2c.overall_misses::cpu1.inst 8328 # number of overall misses 561system.l2c.overall_misses::cpu1.data 204511 # number of overall misses 562system.l2c.overall_misses::cpu1.l2cache.prefetcher 456002 # number of overall misses 563system.l2c.overall_misses::total 1595159 # number of overall misses 564system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 458859494 # number of ReadReq miss cycles 565system.l2c.ReadReq_miss_latency::cpu0.itb.walker 660185236 # number of ReadReq miss cycles 566system.l2c.ReadReq_miss_latency::cpu0.inst 1228334988 # number of ReadReq miss cycles 567system.l2c.ReadReq_miss_latency::cpu0.data 18297393453 # number of ReadReq miss cycles 568system.l2c.ReadReq_miss_latency::cpu0.l2cache.prefetcher 72887603477 # number of ReadReq miss cycles 569system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 440607992 # number of ReadReq miss cycles 570system.l2c.ReadReq_miss_latency::cpu1.itb.walker 598540979 # number of ReadReq miss cycles 571system.l2c.ReadReq_miss_latency::cpu1.inst 788794491 # number of ReadReq miss cycles 572system.l2c.ReadReq_miss_latency::cpu1.data 12800911061 # number of ReadReq miss cycles 573system.l2c.ReadReq_miss_latency::cpu1.l2cache.prefetcher 55801999034 # number of ReadReq miss cycles 574system.l2c.ReadReq_miss_latency::total 163963230205 # number of ReadReq miss cycles 575system.l2c.UpgradeReq_miss_latency::cpu0.data 163981726 # number of UpgradeReq miss cycles 576system.l2c.UpgradeReq_miss_latency::cpu1.data 172729371 # number of UpgradeReq miss cycles 577system.l2c.UpgradeReq_miss_latency::total 336711097 # number of UpgradeReq miss cycles 578system.l2c.SCUpgradeReq_miss_latency::cpu0.data 59985022 # number of SCUpgradeReq miss cycles 579system.l2c.SCUpgradeReq_miss_latency::cpu1.data 52908784 # number of SCUpgradeReq miss cycles 580system.l2c.SCUpgradeReq_miss_latency::total 112893806 # number of SCUpgradeReq miss cycles 581system.l2c.ReadExReq_miss_latency::cpu0.data 7434747873 # number of ReadExReq miss cycles 582system.l2c.ReadExReq_miss_latency::cpu1.data 5448950117 # number of ReadExReq miss cycles 583system.l2c.ReadExReq_miss_latency::total 12883697990 # number of ReadExReq miss cycles 584system.l2c.demand_miss_latency::cpu0.dtb.walker 458859494 # number of demand (read+write) miss cycles 585system.l2c.demand_miss_latency::cpu0.itb.walker 660185236 # number of demand (read+write) miss cycles 586system.l2c.demand_miss_latency::cpu0.inst 1228334988 # number of demand (read+write) miss cycles 587system.l2c.demand_miss_latency::cpu0.data 25732141326 # number of demand (read+write) miss cycles 588system.l2c.demand_miss_latency::cpu0.l2cache.prefetcher 72887603477 # number of demand (read+write) miss cycles 589system.l2c.demand_miss_latency::cpu1.dtb.walker 440607992 # number of demand (read+write) miss cycles 590system.l2c.demand_miss_latency::cpu1.itb.walker 598540979 # number of demand (read+write) miss cycles 591system.l2c.demand_miss_latency::cpu1.inst 788794491 # number of demand (read+write) miss cycles 592system.l2c.demand_miss_latency::cpu1.data 18249861178 # number of demand (read+write) miss cycles 593system.l2c.demand_miss_latency::cpu1.l2cache.prefetcher 55801999034 # number of demand (read+write) miss cycles 594system.l2c.demand_miss_latency::total 176846928195 # number of demand (read+write) miss cycles 595system.l2c.overall_miss_latency::cpu0.dtb.walker 458859494 # number of overall miss cycles 596system.l2c.overall_miss_latency::cpu0.itb.walker 660185236 # number of overall miss cycles 597system.l2c.overall_miss_latency::cpu0.inst 1228334988 # number of overall miss cycles 598system.l2c.overall_miss_latency::cpu0.data 25732141326 # number of overall miss cycles 599system.l2c.overall_miss_latency::cpu0.l2cache.prefetcher 72887603477 # number of overall miss cycles 600system.l2c.overall_miss_latency::cpu1.dtb.walker 440607992 # number of overall miss cycles 601system.l2c.overall_miss_latency::cpu1.itb.walker 598540979 # number of overall miss cycles 602system.l2c.overall_miss_latency::cpu1.inst 788794491 # number of overall miss cycles 603system.l2c.overall_miss_latency::cpu1.data 18249861178 # number of overall miss cycles 604system.l2c.overall_miss_latency::cpu1.l2cache.prefetcher 55801999034 # number of overall miss cycles 605system.l2c.overall_miss_latency::total 176846928195 # number of overall miss cycles 606system.l2c.ReadReq_accesses::cpu0.dtb.walker 13070 # number of ReadReq accesses(hits+misses) 607system.l2c.ReadReq_accesses::cpu0.itb.walker 12483 # number of ReadReq accesses(hits+misses) 608system.l2c.ReadReq_accesses::cpu0.inst 183412 # number of ReadReq accesses(hits+misses) 609system.l2c.ReadReq_accesses::cpu0.data 893155 # number of ReadReq accesses(hits+misses) 610system.l2c.ReadReq_accesses::cpu0.l2cache.prefetcher 2424665 # number of ReadReq accesses(hits+misses) 611system.l2c.ReadReq_accesses::cpu1.dtb.walker 13508 # number of ReadReq accesses(hits+misses) 612system.l2c.ReadReq_accesses::cpu1.itb.walker 12388 # number of ReadReq accesses(hits+misses) 613system.l2c.ReadReq_accesses::cpu1.inst 171273 # number of ReadReq accesses(hits+misses) 614system.l2c.ReadReq_accesses::cpu1.data 827749 # number of ReadReq accesses(hits+misses) 615system.l2c.ReadReq_accesses::cpu1.l2cache.prefetcher 2272538 # number of ReadReq accesses(hits+misses) 616system.l2c.ReadReq_accesses::total 6824241 # number of ReadReq accesses(hits+misses) 617system.l2c.Writeback_accesses::writebacks 2284318 # number of Writeback accesses(hits+misses) 618system.l2c.Writeback_accesses::total 2284318 # number of Writeback accesses(hits+misses) 619system.l2c.UpgradeReq_accesses::cpu0.data 67318 # number of UpgradeReq accesses(hits+misses) 620system.l2c.UpgradeReq_accesses::cpu1.data 70602 # number of UpgradeReq accesses(hits+misses) 621system.l2c.UpgradeReq_accesses::total 137920 # number of UpgradeReq accesses(hits+misses) 622system.l2c.SCUpgradeReq_accesses::cpu0.data 20866 # number of SCUpgradeReq accesses(hits+misses) 623system.l2c.SCUpgradeReq_accesses::cpu1.data 17044 # number of SCUpgradeReq accesses(hits+misses) 624system.l2c.SCUpgradeReq_accesses::total 37910 # number of SCUpgradeReq accesses(hits+misses) 625system.l2c.ReadExReq_accesses::cpu0.data 144954 # number of ReadExReq accesses(hits+misses) 626system.l2c.ReadExReq_accesses::cpu1.data 121712 # number of ReadExReq accesses(hits+misses) 627system.l2c.ReadExReq_accesses::total 266666 # number of ReadExReq accesses(hits+misses) 628system.l2c.demand_accesses::cpu0.dtb.walker 13070 # number of demand (read+write) accesses 629system.l2c.demand_accesses::cpu0.itb.walker 12483 # number of demand (read+write) accesses 630system.l2c.demand_accesses::cpu0.inst 183412 # number of demand (read+write) accesses 631system.l2c.demand_accesses::cpu0.data 1038109 # number of demand (read+write) accesses 632system.l2c.demand_accesses::cpu0.l2cache.prefetcher 2424665 # number of demand (read+write) accesses 633system.l2c.demand_accesses::cpu1.dtb.walker 13508 # number of demand (read+write) accesses 634system.l2c.demand_accesses::cpu1.itb.walker 12388 # number of demand (read+write) accesses 635system.l2c.demand_accesses::cpu1.inst 171273 # number of demand (read+write) accesses 636system.l2c.demand_accesses::cpu1.data 949461 # number of demand (read+write) accesses 637system.l2c.demand_accesses::cpu1.l2cache.prefetcher 2272538 # number of demand (read+write) accesses 638system.l2c.demand_accesses::total 7090907 # number of demand (read+write) accesses 639system.l2c.overall_accesses::cpu0.dtb.walker 13070 # number of overall (read+write) accesses 640system.l2c.overall_accesses::cpu0.itb.walker 12483 # number of overall (read+write) accesses 641system.l2c.overall_accesses::cpu0.inst 183412 # number of overall (read+write) accesses 642system.l2c.overall_accesses::cpu0.data 1038109 # number of overall (read+write) accesses 643system.l2c.overall_accesses::cpu0.l2cache.prefetcher 2424665 # number of overall (read+write) accesses 644system.l2c.overall_accesses::cpu1.dtb.walker 13508 # number of overall (read+write) accesses 645system.l2c.overall_accesses::cpu1.itb.walker 12388 # number of overall (read+write) accesses 646system.l2c.overall_accesses::cpu1.inst 171273 # number of overall (read+write) accesses 647system.l2c.overall_accesses::cpu1.data 949461 # number of overall (read+write) accesses 648system.l2c.overall_accesses::cpu1.l2cache.prefetcher 2272538 # number of overall (read+write) accesses 649system.l2c.overall_accesses::total 7090907 # number of overall (read+write) accesses 650system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.422112 # miss rate for ReadReq accesses 651system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.655451 # miss rate for ReadReq accesses 652system.l2c.ReadReq_miss_rate::cpu0.inst 0.069341 # miss rate for ReadReq accesses 653system.l2c.ReadReq_miss_rate::cpu0.data 0.220637 # miss rate for ReadReq accesses 654system.l2c.ReadReq_miss_rate::cpu0.l2cache.prefetcher 0.246933 # miss rate for ReadReq accesses 655system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.391250 # miss rate for ReadReq accesses 656system.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.583710 # miss rate for ReadReq accesses 657system.l2c.ReadReq_miss_rate::cpu1.inst 0.048624 # miss rate for ReadReq accesses 658system.l2c.ReadReq_miss_rate::cpu1.data 0.164964 # miss rate for ReadReq accesses 659system.l2c.ReadReq_miss_rate::cpu1.l2cache.prefetcher 0.200658 # miss rate for ReadReq accesses 660system.l2c.ReadReq_miss_rate::total 0.210368 # miss rate for ReadReq accesses 661system.l2c.UpgradeReq_miss_rate::cpu0.data 0.575641 # miss rate for UpgradeReq accesses 662system.l2c.UpgradeReq_miss_rate::cpu1.data 0.554899 # miss rate for UpgradeReq accesses 663system.l2c.UpgradeReq_miss_rate::total 0.565023 # miss rate for UpgradeReq accesses 664system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.571360 # miss rate for SCUpgradeReq accesses 665system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.563483 # miss rate for SCUpgradeReq accesses 666system.l2c.SCUpgradeReq_miss_rate::total 0.567819 # miss rate for SCUpgradeReq accesses 667system.l2c.ReadExReq_miss_rate::cpu0.data 0.631869 # miss rate for ReadExReq accesses 668system.l2c.ReadExReq_miss_rate::cpu1.data 0.558384 # miss rate for ReadExReq accesses 669system.l2c.ReadExReq_miss_rate::total 0.598329 # miss rate for ReadExReq accesses 670system.l2c.demand_miss_rate::cpu0.dtb.walker 0.422112 # miss rate for demand accesses 671system.l2c.demand_miss_rate::cpu0.itb.walker 0.655451 # miss rate for demand accesses 672system.l2c.demand_miss_rate::cpu0.inst 0.069341 # miss rate for demand accesses 673system.l2c.demand_miss_rate::cpu0.data 0.278058 # miss rate for demand accesses 674system.l2c.demand_miss_rate::cpu0.l2cache.prefetcher 0.246933 # miss rate for demand accesses 675system.l2c.demand_miss_rate::cpu1.dtb.walker 0.391250 # miss rate for demand accesses 676system.l2c.demand_miss_rate::cpu1.itb.walker 0.583710 # miss rate for demand accesses 677system.l2c.demand_miss_rate::cpu1.inst 0.048624 # miss rate for demand accesses 678system.l2c.demand_miss_rate::cpu1.data 0.215397 # miss rate for demand accesses 679system.l2c.demand_miss_rate::cpu1.l2cache.prefetcher 0.200658 # miss rate for demand accesses 680system.l2c.demand_miss_rate::total 0.224958 # miss rate for demand accesses 681system.l2c.overall_miss_rate::cpu0.dtb.walker 0.422112 # miss rate for overall accesses 682system.l2c.overall_miss_rate::cpu0.itb.walker 0.655451 # miss rate for overall accesses 683system.l2c.overall_miss_rate::cpu0.inst 0.069341 # miss rate for overall accesses 684system.l2c.overall_miss_rate::cpu0.data 0.278058 # miss rate for overall accesses 685system.l2c.overall_miss_rate::cpu0.l2cache.prefetcher 0.246933 # miss rate for overall accesses 686system.l2c.overall_miss_rate::cpu1.dtb.walker 0.391250 # miss rate for overall accesses 687system.l2c.overall_miss_rate::cpu1.itb.walker 0.583710 # miss rate for overall accesses 688system.l2c.overall_miss_rate::cpu1.inst 0.048624 # miss rate for overall accesses 689system.l2c.overall_miss_rate::cpu1.data 0.215397 # miss rate for overall accesses 690system.l2c.overall_miss_rate::cpu1.l2cache.prefetcher 0.200658 # miss rate for overall accesses 691system.l2c.overall_miss_rate::total 0.224958 # miss rate for overall accesses 692system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 83171.922059 # average ReadReq miss latency 693system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 80687.513566 # average ReadReq miss latency 694system.l2c.ReadReq_avg_miss_latency::cpu0.inst 96582.401950 # average ReadReq miss latency 695system.l2c.ReadReq_avg_miss_latency::cpu0.data 92850.476513 # average ReadReq miss latency 696system.l2c.ReadReq_avg_miss_latency::cpu0.l2cache.prefetcher 121737.015812 # average ReadReq miss latency 697system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 83369.534910 # average ReadReq miss latency 698system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker 82774.302171 # average ReadReq miss latency 699system.l2c.ReadReq_avg_miss_latency::cpu1.inst 94715.957133 # average ReadReq miss latency 700system.l2c.ReadReq_avg_miss_latency::cpu1.data 93745.915832 # average ReadReq miss latency 701system.l2c.ReadReq_avg_miss_latency::cpu1.l2cache.prefetcher 122372.268179 # average ReadReq miss latency 702system.l2c.ReadReq_avg_miss_latency::total 114211.938663 # average ReadReq miss latency 703system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 4231.677273 # average UpgradeReq miss latency 704system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 4408.948388 # average UpgradeReq miss latency 705system.l2c.UpgradeReq_avg_miss_latency::total 4320.797364 # average UpgradeReq miss latency 706system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 5031.456299 # average SCUpgradeReq miss latency 707system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 5509.036235 # average SCUpgradeReq miss latency 708system.l2c.SCUpgradeReq_avg_miss_latency::total 5244.532472 # average SCUpgradeReq miss latency 709system.l2c.ReadExReq_avg_miss_latency::cpu0.data 81172.459090 # average ReadExReq miss latency 710system.l2c.ReadExReq_avg_miss_latency::cpu1.data 80176.423840 # average ReadExReq miss latency 711system.l2c.ReadExReq_avg_miss_latency::total 80748.198040 # average ReadExReq miss latency 712system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 83171.922059 # average overall miss latency 713system.l2c.demand_avg_miss_latency::cpu0.itb.walker 80687.513566 # average overall miss latency 714system.l2c.demand_avg_miss_latency::cpu0.inst 96582.401950 # average overall miss latency 715system.l2c.demand_avg_miss_latency::cpu0.data 89144.970037 # average overall miss latency 716system.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 121737.015812 # average overall miss latency 717system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 83369.534910 # average overall miss latency 718system.l2c.demand_avg_miss_latency::cpu1.itb.walker 82774.302171 # average overall miss latency 719system.l2c.demand_avg_miss_latency::cpu1.inst 94715.957133 # average overall miss latency 720system.l2c.demand_avg_miss_latency::cpu1.data 89236.574942 # average overall miss latency 721system.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 122372.268179 # average overall miss latency 722system.l2c.demand_avg_miss_latency::total 110864.765327 # average overall miss latency 723system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 83171.922059 # average overall miss latency 724system.l2c.overall_avg_miss_latency::cpu0.itb.walker 80687.513566 # average overall miss latency 725system.l2c.overall_avg_miss_latency::cpu0.inst 96582.401950 # average overall miss latency 726system.l2c.overall_avg_miss_latency::cpu0.data 89144.970037 # average overall miss latency 727system.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 121737.015812 # average overall miss latency 728system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 83369.534910 # average overall miss latency 729system.l2c.overall_avg_miss_latency::cpu1.itb.walker 82774.302171 # average overall miss latency 730system.l2c.overall_avg_miss_latency::cpu1.inst 94715.957133 # average overall miss latency 731system.l2c.overall_avg_miss_latency::cpu1.data 89236.574942 # average overall miss latency 732system.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 122372.268179 # average overall miss latency 733system.l2c.overall_avg_miss_latency::total 110864.765327 # average overall miss latency 734system.l2c.blocked_cycles::no_mshrs 23951 # number of cycles access was blocked 735system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked 736system.l2c.blocked::no_mshrs 978 # number of cycles access was blocked 737system.l2c.blocked::no_targets 0 # number of cycles access was blocked 738system.l2c.avg_blocked_cycles::no_mshrs 24.489775 # average number of cycles each access was blocked 739system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 740system.l2c.fast_writes 0 # number of fast writes performed 741system.l2c.cache_copies 0 # number of cache copies performed 742system.l2c.writebacks::writebacks 882638 # number of writebacks 743system.l2c.writebacks::total 882638 # number of writebacks 744system.l2c.ReadReq_mshr_hits::cpu0.inst 23 # number of ReadReq MSHR hits 745system.l2c.ReadReq_mshr_hits::cpu0.data 44 # number of ReadReq MSHR hits 746system.l2c.ReadReq_mshr_hits::cpu0.l2cache.prefetcher 314 # number of ReadReq MSHR hits 747system.l2c.ReadReq_mshr_hits::cpu1.inst 29 # number of ReadReq MSHR hits 748system.l2c.ReadReq_mshr_hits::cpu1.data 35 # number of ReadReq MSHR hits 749system.l2c.ReadReq_mshr_hits::cpu1.l2cache.prefetcher 342 # number of ReadReq MSHR hits 750system.l2c.ReadReq_mshr_hits::total 787 # number of ReadReq MSHR hits 751system.l2c.demand_mshr_hits::cpu0.inst 23 # number of demand (read+write) MSHR hits 752system.l2c.demand_mshr_hits::cpu0.data 44 # number of demand (read+write) MSHR hits 753system.l2c.demand_mshr_hits::cpu0.l2cache.prefetcher 314 # number of demand (read+write) MSHR hits 754system.l2c.demand_mshr_hits::cpu1.inst 29 # number of demand (read+write) MSHR hits 755system.l2c.demand_mshr_hits::cpu1.data 35 # number of demand (read+write) MSHR hits 756system.l2c.demand_mshr_hits::cpu1.l2cache.prefetcher 342 # number of demand (read+write) MSHR hits 757system.l2c.demand_mshr_hits::total 787 # number of demand (read+write) MSHR hits 758system.l2c.overall_mshr_hits::cpu0.inst 23 # number of overall MSHR hits 759system.l2c.overall_mshr_hits::cpu0.data 44 # number of overall MSHR hits 760system.l2c.overall_mshr_hits::cpu0.l2cache.prefetcher 314 # number of overall MSHR hits 761system.l2c.overall_mshr_hits::cpu1.inst 29 # number of overall MSHR hits 762system.l2c.overall_mshr_hits::cpu1.data 35 # number of overall MSHR hits 763system.l2c.overall_mshr_hits::cpu1.l2cache.prefetcher 342 # number of overall MSHR hits 764system.l2c.overall_mshr_hits::total 787 # number of overall MSHR hits 765system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 5517 # number of ReadReq MSHR misses 766system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 8182 # number of ReadReq MSHR misses 767system.l2c.ReadReq_mshr_misses::cpu0.inst 12695 # number of ReadReq MSHR misses 768system.l2c.ReadReq_mshr_misses::cpu0.data 197019 # number of ReadReq MSHR misses 769system.l2c.ReadReq_mshr_misses::cpu0.l2cache.prefetcher 598416 # number of ReadReq MSHR misses 770system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 5285 # number of ReadReq MSHR misses 771system.l2c.ReadReq_mshr_misses::cpu1.itb.walker 7231 # number of ReadReq MSHR misses 772system.l2c.ReadReq_mshr_misses::cpu1.inst 8299 # number of ReadReq MSHR misses 773system.l2c.ReadReq_mshr_misses::cpu1.data 136514 # number of ReadReq MSHR misses 774system.l2c.ReadReq_mshr_misses::cpu1.l2cache.prefetcher 455660 # number of ReadReq MSHR misses 775system.l2c.ReadReq_mshr_misses::total 1434818 # number of ReadReq MSHR misses 776system.l2c.UpgradeReq_mshr_misses::cpu0.data 38751 # number of UpgradeReq MSHR misses 777system.l2c.UpgradeReq_mshr_misses::cpu1.data 39177 # number of UpgradeReq MSHR misses 778system.l2c.UpgradeReq_mshr_misses::total 77928 # number of UpgradeReq MSHR misses 779system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 11922 # number of SCUpgradeReq MSHR misses 780system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 9604 # number of SCUpgradeReq MSHR misses 781system.l2c.SCUpgradeReq_mshr_misses::total 21526 # number of SCUpgradeReq MSHR misses 782system.l2c.ReadExReq_mshr_misses::cpu0.data 91592 # number of ReadExReq MSHR misses 783system.l2c.ReadExReq_mshr_misses::cpu1.data 67962 # number of ReadExReq MSHR misses 784system.l2c.ReadExReq_mshr_misses::total 159554 # number of ReadExReq MSHR misses 785system.l2c.demand_mshr_misses::cpu0.dtb.walker 5517 # number of demand (read+write) MSHR misses 786system.l2c.demand_mshr_misses::cpu0.itb.walker 8182 # number of demand (read+write) MSHR misses 787system.l2c.demand_mshr_misses::cpu0.inst 12695 # number of demand (read+write) MSHR misses 788system.l2c.demand_mshr_misses::cpu0.data 288611 # number of demand (read+write) MSHR misses 789system.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher 598416 # number of demand (read+write) MSHR misses 790system.l2c.demand_mshr_misses::cpu1.dtb.walker 5285 # number of demand (read+write) MSHR misses 791system.l2c.demand_mshr_misses::cpu1.itb.walker 7231 # number of demand (read+write) MSHR misses 792system.l2c.demand_mshr_misses::cpu1.inst 8299 # number of demand (read+write) MSHR misses 793system.l2c.demand_mshr_misses::cpu1.data 204476 # number of demand (read+write) MSHR misses 794system.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher 455660 # number of demand (read+write) MSHR misses 795system.l2c.demand_mshr_misses::total 1594372 # number of demand (read+write) MSHR misses 796system.l2c.overall_mshr_misses::cpu0.dtb.walker 5517 # number of overall MSHR misses 797system.l2c.overall_mshr_misses::cpu0.itb.walker 8182 # number of overall MSHR misses 798system.l2c.overall_mshr_misses::cpu0.inst 12695 # number of overall MSHR misses 799system.l2c.overall_mshr_misses::cpu0.data 288611 # number of overall MSHR misses 800system.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher 598416 # number of overall MSHR misses 801system.l2c.overall_mshr_misses::cpu1.dtb.walker 5285 # number of overall MSHR misses 802system.l2c.overall_mshr_misses::cpu1.itb.walker 7231 # number of overall MSHR misses 803system.l2c.overall_mshr_misses::cpu1.inst 8299 # number of overall MSHR misses 804system.l2c.overall_mshr_misses::cpu1.data 204476 # number of overall MSHR misses 805system.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher 455660 # number of overall MSHR misses 806system.l2c.overall_mshr_misses::total 1594372 # number of overall MSHR misses 807system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 390191994 # number of ReadReq MSHR miss cycles 808system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 558414736 # number of ReadReq MSHR miss cycles 809system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 1068365744 # number of ReadReq MSHR miss cycles 810system.l2c.ReadReq_mshr_miss_latency::cpu0.data 15850467855 # number of ReadReq MSHR miss cycles 811system.l2c.ReadReq_mshr_miss_latency::cpu0.l2cache.prefetcher 65563016998 # number of ReadReq MSHR miss cycles 812system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 374801992 # number of ReadReq MSHR miss cycles 813system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker 508508979 # number of ReadReq MSHR miss cycles 814system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 683514241 # number of ReadReq MSHR miss cycles 815system.l2c.ReadReq_mshr_miss_latency::cpu1.data 11106706811 # number of ReadReq MSHR miss cycles 816system.l2c.ReadReq_mshr_miss_latency::cpu1.l2cache.prefetcher 50212096787 # number of ReadReq MSHR miss cycles 817system.l2c.ReadReq_mshr_miss_latency::total 146316086137 # number of ReadReq MSHR miss cycles 818system.l2c.WriteInvalidateReq_mshr_miss_latency::cpu0.data 30535463126 # number of WriteInvalidateReq MSHR miss cycles 819system.l2c.WriteInvalidateReq_mshr_miss_latency::cpu1.data 15845549899 # number of WriteInvalidateReq MSHR miss cycles 820system.l2c.WriteInvalidateReq_mshr_miss_latency::total 46381013025 # number of WriteInvalidateReq MSHR miss cycles 821system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 399321668 # number of UpgradeReq MSHR miss cycles 822system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 406522254 # number of UpgradeReq MSHR miss cycles 823system.l2c.UpgradeReq_mshr_miss_latency::total 805843922 # number of UpgradeReq MSHR miss cycles 824system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 123605642 # number of SCUpgradeReq MSHR miss cycles 825system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 99686358 # number of SCUpgradeReq MSHR miss cycles 826system.l2c.SCUpgradeReq_mshr_miss_latency::total 223292000 # number of SCUpgradeReq MSHR miss cycles 827system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 6293776443 # number of ReadExReq MSHR miss cycles 828system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 4602629757 # number of ReadExReq MSHR miss cycles 829system.l2c.ReadExReq_mshr_miss_latency::total 10896406200 # number of ReadExReq MSHR miss cycles 830system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 390191994 # number of demand (read+write) MSHR miss cycles 831system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 558414736 # number of demand (read+write) MSHR miss cycles 832system.l2c.demand_mshr_miss_latency::cpu0.inst 1068365744 # number of demand (read+write) MSHR miss cycles 833system.l2c.demand_mshr_miss_latency::cpu0.data 22144244298 # number of demand (read+write) MSHR miss cycles 834system.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher 65563016998 # number of demand (read+write) MSHR miss cycles 835system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 374801992 # number of demand (read+write) MSHR miss cycles 836system.l2c.demand_mshr_miss_latency::cpu1.itb.walker 508508979 # number of demand (read+write) MSHR miss cycles 837system.l2c.demand_mshr_miss_latency::cpu1.inst 683514241 # number of demand (read+write) MSHR miss cycles 838system.l2c.demand_mshr_miss_latency::cpu1.data 15709336568 # number of demand (read+write) MSHR miss cycles 839system.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher 50212096787 # number of demand (read+write) MSHR miss cycles 840system.l2c.demand_mshr_miss_latency::total 157212492337 # number of demand (read+write) MSHR miss cycles 841system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 390191994 # number of overall MSHR miss cycles 842system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 558414736 # number of overall MSHR miss cycles 843system.l2c.overall_mshr_miss_latency::cpu0.inst 1068365744 # number of overall MSHR miss cycles 844system.l2c.overall_mshr_miss_latency::cpu0.data 22144244298 # number of overall MSHR miss cycles 845system.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 65563016998 # number of overall MSHR miss cycles 846system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 374801992 # number of overall MSHR miss cycles 847system.l2c.overall_mshr_miss_latency::cpu1.itb.walker 508508979 # number of overall MSHR miss cycles 848system.l2c.overall_mshr_miss_latency::cpu1.inst 683514241 # number of overall MSHR miss cycles 849system.l2c.overall_mshr_miss_latency::cpu1.data 15709336568 # number of overall MSHR miss cycles 850system.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 50212096787 # number of overall MSHR miss cycles 851system.l2c.overall_mshr_miss_latency::total 157212492337 # number of overall MSHR miss cycles 852system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 1103207000 # number of ReadReq MSHR uncacheable cycles 853system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 4952355997 # number of ReadReq MSHR uncacheable cycles 854system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 4307750 # number of ReadReq MSHR uncacheable cycles 855system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 415818753 # number of ReadReq MSHR uncacheable cycles 856system.l2c.ReadReq_mshr_uncacheable_latency::total 6475689500 # number of ReadReq MSHR uncacheable cycles 857system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 4782466503 # number of WriteReq MSHR uncacheable cycles 858system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 497465997 # number of WriteReq MSHR uncacheable cycles 859system.l2c.WriteReq_mshr_uncacheable_latency::total 5279932500 # number of WriteReq MSHR uncacheable cycles 860system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 1103207000 # number of overall MSHR uncacheable cycles 861system.l2c.overall_mshr_uncacheable_latency::cpu0.data 9734822500 # number of overall MSHR uncacheable cycles 862system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 4307750 # number of overall MSHR uncacheable cycles 863system.l2c.overall_mshr_uncacheable_latency::cpu1.data 913284750 # number of overall MSHR uncacheable cycles 864system.l2c.overall_mshr_uncacheable_latency::total 11755622000 # number of overall MSHR uncacheable cycles 865system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.422112 # mshr miss rate for ReadReq accesses 866system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.655451 # mshr miss rate for ReadReq accesses 867system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.069216 # mshr miss rate for ReadReq accesses 868system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.220588 # mshr miss rate for ReadReq accesses 869system.l2c.ReadReq_mshr_miss_rate::cpu0.l2cache.prefetcher 0.246804 # mshr miss rate for ReadReq accesses 870system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.391250 # mshr miss rate for ReadReq accesses 871system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.583710 # mshr miss rate for ReadReq accesses 872system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.048455 # mshr miss rate for ReadReq accesses 873system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.164922 # mshr miss rate for ReadReq accesses 874system.l2c.ReadReq_mshr_miss_rate::cpu1.l2cache.prefetcher 0.200507 # mshr miss rate for ReadReq accesses 875system.l2c.ReadReq_mshr_miss_rate::total 0.210253 # mshr miss rate for ReadReq accesses 876system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.575641 # mshr miss rate for UpgradeReq accesses 877system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.554899 # mshr miss rate for UpgradeReq accesses 878system.l2c.UpgradeReq_mshr_miss_rate::total 0.565023 # mshr miss rate for UpgradeReq accesses 879system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.571360 # mshr miss rate for SCUpgradeReq accesses 880system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.563483 # mshr miss rate for SCUpgradeReq accesses 881system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.567819 # mshr miss rate for SCUpgradeReq accesses 882system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.631869 # mshr miss rate for ReadExReq accesses 883system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.558384 # mshr miss rate for ReadExReq accesses 884system.l2c.ReadExReq_mshr_miss_rate::total 0.598329 # mshr miss rate for ReadExReq accesses 885system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.422112 # mshr miss rate for demand accesses 886system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.655451 # mshr miss rate for demand accesses 887system.l2c.demand_mshr_miss_rate::cpu0.inst 0.069216 # mshr miss rate for demand accesses 888system.l2c.demand_mshr_miss_rate::cpu0.data 0.278016 # mshr miss rate for demand accesses 889system.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher 0.246804 # mshr miss rate for demand accesses 890system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.391250 # mshr miss rate for demand accesses 891system.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.583710 # mshr miss rate for demand accesses 892system.l2c.demand_mshr_miss_rate::cpu1.inst 0.048455 # mshr miss rate for demand accesses 893system.l2c.demand_mshr_miss_rate::cpu1.data 0.215360 # mshr miss rate for demand accesses 894system.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher 0.200507 # mshr miss rate for demand accesses 895system.l2c.demand_mshr_miss_rate::total 0.224847 # mshr miss rate for demand accesses 896system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.422112 # mshr miss rate for overall accesses 897system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.655451 # mshr miss rate for overall accesses 898system.l2c.overall_mshr_miss_rate::cpu0.inst 0.069216 # mshr miss rate for overall accesses 899system.l2c.overall_mshr_miss_rate::cpu0.data 0.278016 # mshr miss rate for overall accesses 900system.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher 0.246804 # mshr miss rate for overall accesses 901system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.391250 # mshr miss rate for overall accesses 902system.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.583710 # mshr miss rate for overall accesses 903system.l2c.overall_mshr_miss_rate::cpu1.inst 0.048455 # mshr miss rate for overall accesses 904system.l2c.overall_mshr_miss_rate::cpu1.data 0.215360 # mshr miss rate for overall accesses 905system.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher 0.200507 # mshr miss rate for overall accesses 906system.l2c.overall_mshr_miss_rate::total 0.224847 # mshr miss rate for overall accesses 907system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 70725.393148 # average ReadReq mshr miss latency 908system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 68249.173307 # average ReadReq mshr miss latency 909system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 84156.419378 # average ReadReq mshr miss latency 910system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 80451.468412 # average ReadReq mshr miss latency 911system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 109560.935867 # average ReadReq mshr miss latency 912system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 70918.068496 # average ReadReq mshr miss latency 913system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 70323.465496 # average ReadReq mshr miss latency 914system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 82361.036390 # average ReadReq mshr miss latency 915system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 81359.470904 # average ReadReq mshr miss latency 916system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 110196.411331 # average ReadReq mshr miss latency 917system.l2c.ReadReq_avg_mshr_miss_latency::total 101975.362824 # average ReadReq mshr miss latency 918system.l2c.WriteInvalidateReq_avg_mshr_miss_latency::cpu0.data inf # average WriteInvalidateReq mshr miss latency 919system.l2c.WriteInvalidateReq_avg_mshr_miss_latency::cpu1.data inf # average WriteInvalidateReq mshr miss latency 920system.l2c.WriteInvalidateReq_avg_mshr_miss_latency::total inf # average WriteInvalidateReq mshr miss latency 921system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10304.809373 # average UpgradeReq mshr miss latency 922system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10376.553947 # average UpgradeReq mshr miss latency 923system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10340.877759 # average UpgradeReq mshr miss latency 924system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10367.861265 # average SCUpgradeReq mshr miss latency 925system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10379.670762 # average SCUpgradeReq mshr miss latency 926system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10373.130168 # average SCUpgradeReq mshr miss latency 927system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 68715.351155 # average ReadExReq mshr miss latency 928system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 67723.577249 # average ReadExReq mshr miss latency 929system.l2c.ReadExReq_avg_mshr_miss_latency::total 68292.905223 # average ReadExReq mshr miss latency 930system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 70725.393148 # average overall mshr miss latency 931system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 68249.173307 # average overall mshr miss latency 932system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 84156.419378 # average overall mshr miss latency 933system.l2c.demand_avg_mshr_miss_latency::cpu0.data 76726.958771 # average overall mshr miss latency 934system.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 109560.935867 # average overall mshr miss latency 935system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 70918.068496 # average overall mshr miss latency 936system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 70323.465496 # average overall mshr miss latency 937system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 82361.036390 # average overall mshr miss latency 938system.l2c.demand_avg_mshr_miss_latency::cpu1.data 76827.288132 # average overall mshr miss latency 939system.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 110196.411331 # average overall mshr miss latency 940system.l2c.demand_avg_mshr_miss_latency::total 98604.649565 # average overall mshr miss latency 941system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 70725.393148 # average overall mshr miss latency 942system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 68249.173307 # average overall mshr miss latency 943system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 84156.419378 # average overall mshr miss latency 944system.l2c.overall_avg_mshr_miss_latency::cpu0.data 76726.958771 # average overall mshr miss latency 945system.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 109560.935867 # average overall mshr miss latency 946system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 70918.068496 # average overall mshr miss latency 947system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 70323.465496 # average overall mshr miss latency 948system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 82361.036390 # average overall mshr miss latency 949system.l2c.overall_avg_mshr_miss_latency::cpu1.data 76827.288132 # average overall mshr miss latency 950system.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 110196.411331 # average overall mshr miss latency 951system.l2c.overall_avg_mshr_miss_latency::total 98604.649565 # average overall mshr miss latency 952system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency 953system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency 954system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency 955system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency 956system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 957system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency 958system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency 959system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 960system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency 961system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency 962system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency 963system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency 964system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 965system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate 966system.realview.ethernet.txBytes 966 # Bytes Transmitted 967system.realview.ethernet.txPackets 3 # Number of Packets Transmitted 968system.realview.ethernet.txIpChecksums 0 # Number of tx IP Checksums done by device 969system.realview.ethernet.txTcpChecksums 0 # Number of tx TCP Checksums done by device 970system.realview.ethernet.txUdpChecksums 0 # Number of tx UDP Checksums done by device 971system.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA 972system.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA 973system.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA 974system.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA 975system.realview.ethernet.totBandwidth 163 # Total Bandwidth (bits/s) 976system.realview.ethernet.totPackets 3 # Total Packets 977system.realview.ethernet.totBytes 966 # Total Bytes 978system.realview.ethernet.totPPS 0 # Total Tranmission Rate (packets/s) 979system.realview.ethernet.txBandwidth 163 # Transmit Bandwidth (bits/s) 980system.realview.ethernet.txPPS 0 # Packet Tranmission Rate (packets/s) 981system.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU 982system.realview.ethernet.coalescedSwi 0 # average number of Swi's coalesced into each post 983system.realview.ethernet.totalSwi 0 # total number of Swi written to ISR 984system.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU 985system.realview.ethernet.coalescedRxIdle 0 # average number of RxIdle's coalesced into each post 986system.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR 987system.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU 988system.realview.ethernet.coalescedRxOk 0 # average number of RxOk's coalesced into each post 989system.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR 990system.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU 991system.realview.ethernet.coalescedRxDesc 0 # average number of RxDesc's coalesced into each post 992system.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR 993system.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU 994system.realview.ethernet.coalescedTxOk 0 # average number of TxOk's coalesced into each post 995system.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR 996system.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU 997system.realview.ethernet.coalescedTxIdle 0 # average number of TxIdle's coalesced into each post 998system.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR 999system.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU 1000system.realview.ethernet.coalescedTxDesc 0 # average number of TxDesc's coalesced into each post 1001system.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR 1002system.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU 1003system.realview.ethernet.coalescedRxOrn 0 # average number of RxOrn's coalesced into each post 1004system.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR 1005system.realview.ethernet.coalescedTotal 0 # average number of interrupts coalesced into each post 1006system.realview.ethernet.postedInterrupts 13 # number of posts to CPU 1007system.realview.ethernet.droppedPackets 0 # number of packets dropped 1008system.cf0.dma_read_full_pages 122 # Number of full page size DMA reads (not PRD). 1009system.cf0.dma_read_bytes 499712 # Number of bytes transfered via DMA reads (not PRD). 1010system.cf0.dma_read_txs 122 # Number of DMA read transactions (not PRD). 1011system.cf0.dma_write_full_pages 1667 # Number of full page size DMA writes. 1012system.cf0.dma_write_bytes 6830592 # Number of bytes transfered via DMA writes. 1013system.cf0.dma_write_txs 1670 # Number of DMA write transactions. 1014system.toL2Bus.trans_dist::ReadReq 7757807 # Transaction distribution 1015system.toL2Bus.trans_dist::ReadResp 7750243 # Transaction distribution 1016system.toL2Bus.trans_dist::WriteReq 38586 # Transaction distribution 1017system.toL2Bus.trans_dist::WriteResp 38586 # Transaction distribution 1018system.toL2Bus.trans_dist::Writeback 2284318 # Transaction distribution 1019system.toL2Bus.trans_dist::WriteInvalidateReq 1682954 # Transaction distribution 1020system.toL2Bus.trans_dist::WriteInvalidateResp 1576219 # Transaction distribution 1021system.toL2Bus.trans_dist::UpgradeReq 430271 # Transaction distribution 1022system.toL2Bus.trans_dist::SCUpgradeReq 347651 # Transaction distribution 1023system.toL2Bus.trans_dist::UpgradeResp 777922 # Transaction distribution 1024system.toL2Bus.trans_dist::SCUpgradeFailReq 191 # Transaction distribution 1025system.toL2Bus.trans_dist::UpgradeFailResp 191 # Transaction distribution 1026system.toL2Bus.trans_dist::ReadExReq 316482 # Transaction distribution 1027system.toL2Bus.trans_dist::ReadExResp 316482 # Transaction distribution 1028system.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 11788342 # Packet count per connected master and slave (bytes) 1029system.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 9897130 # Packet count per connected master and slave (bytes) 1030system.toL2Bus.pkt_count::total 21685472 # Packet count per connected master and slave (bytes) 1031system.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 381410986 # Cumulative packet size per connected master and slave (bytes) 1032system.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 320139805 # Cumulative packet size per connected master and slave (bytes) 1033system.toL2Bus.pkt_size::total 701550791 # Cumulative packet size per connected master and slave (bytes) 1034system.toL2Bus.snoops 1633796 # Total snoops (count) 1035system.toL2Bus.snoop_fanout::samples 12761522 # Request fanout histogram 1036system.toL2Bus.snoop_fanout::mean 1.009063 # Request fanout histogram 1037system.toL2Bus.snoop_fanout::stdev 0.094770 # Request fanout histogram 1038system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 1039system.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 1040system.toL2Bus.snoop_fanout::1 12645858 99.09% 99.09% # Request fanout histogram 1041system.toL2Bus.snoop_fanout::2 115664 0.91% 100.00% # Request fanout histogram 1042system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 1043system.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram 1044system.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 1045system.toL2Bus.snoop_fanout::total 12761522 # Request fanout histogram 1046system.toL2Bus.reqLayer0.occupancy 21862906503 # Layer occupancy (ticks) 1047system.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) 1048system.toL2Bus.snoopLayer0.occupancy 6130500 # Layer occupancy (ticks) 1049system.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 1050system.toL2Bus.respLayer0.occupancy 19509958221 # Layer occupancy (ticks) 1051system.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 1052system.toL2Bus.respLayer1.occupancy 17925237290 # Layer occupancy (ticks) 1053system.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 1054system.iobus.trans_dist::ReadReq 40417 # Transaction distribution 1055system.iobus.trans_dist::ReadResp 40417 # Transaction distribution 1056system.iobus.trans_dist::WriteReq 136643 # Transaction distribution 1057system.iobus.trans_dist::WriteResp 136782 # Transaction distribution 1058system.iobus.trans_dist::WriteInvalidateReq 139 # Transaction distribution 1059system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 48150 # Packet count per connected master and slave (bytes) 1060system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 14 # Packet count per connected master and slave (bytes) 1061system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 16 # Packet count per connected master and slave (bytes) 1062system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 16 # Packet count per connected master and slave (bytes) 1063system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes) 1064system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes) 1065system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes) 1066system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes) 1067system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 24 # Packet count per connected master and slave (bytes) 1068system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes) 1069system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 29600 # Packet count per connected master and slave (bytes) 1070system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf 210 # Packet count per connected master and slave (bytes) 1071system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 44750 # Packet count per connected master and slave (bytes) 1072system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf 164 # Packet count per connected master and slave (bytes) 1073system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio 60 # Packet count per connected master and slave (bytes) 1074system.iobus.pkt_count_system.bridge.master::total 123084 # Packet count per connected master and slave (bytes) 1075system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 231234 # Packet count per connected master and slave (bytes) 1076system.iobus.pkt_count_system.realview.ide.dma::total 231234 # Packet count per connected master and slave (bytes) 1077system.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes) 1078system.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes) 1079system.iobus.pkt_count::total 354398 # Packet count per connected master and slave (bytes) 1080system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 48170 # Cumulative packet size per connected master and slave (bytes) 1081system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes) 1082system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes) 1083system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 32 # Cumulative packet size per connected master and slave (bytes) 1084system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes) 1085system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 1086system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 1087system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 1088system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 48 # Cumulative packet size per connected master and slave (bytes) 1089system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 1090system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 17587 # Cumulative packet size per connected master and slave (bytes) 1091system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf 263 # Cumulative packet size per connected master and slave (bytes) 1092system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 89500 # Cumulative packet size per connected master and slave (bytes) 1093system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf 251 # Cumulative packet size per connected master and slave (bytes) 1094system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes) 1095system.iobus.pkt_size_system.bridge.master::total 156191 # Cumulative packet size per connected master and slave (bytes) 1096system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7338952 # Cumulative packet size per connected master and slave (bytes) 1097system.iobus.pkt_size_system.realview.ide.dma::total 7338952 # Cumulative packet size per connected master and slave (bytes) 1098system.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes) 1099system.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes) 1100system.iobus.pkt_size::total 7497229 # Cumulative packet size per connected master and slave (bytes) 1101system.iobus.reqLayer0.occupancy 36599000 # Layer occupancy (ticks) 1102system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) 1103system.iobus.reqLayer1.occupancy 9000 # Layer occupancy (ticks) 1104system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) 1105system.iobus.reqLayer2.occupancy 8000 # Layer occupancy (ticks) 1106system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) 1107system.iobus.reqLayer3.occupancy 8000 # Layer occupancy (ticks) 1108system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%) 1109system.iobus.reqLayer10.occupancy 8000 # Layer occupancy (ticks) 1110system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%) 1111system.iobus.reqLayer13.occupancy 8000 # Layer occupancy (ticks) 1112system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%) 1113system.iobus.reqLayer14.occupancy 8000 # Layer occupancy (ticks) 1114system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%) 1115system.iobus.reqLayer15.occupancy 8000 # Layer occupancy (ticks) 1116system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%) 1117system.iobus.reqLayer16.occupancy 12000 # Layer occupancy (ticks) 1118system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%) 1119system.iobus.reqLayer17.occupancy 8000 # Layer occupancy (ticks) 1120system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%) 1121system.iobus.reqLayer23.occupancy 21986000 # Layer occupancy (ticks) 1122system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) 1123system.iobus.reqLayer24.occupancy 142000 # Layer occupancy (ticks) 1124system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%) 1125system.iobus.reqLayer25.occupancy 32658000 # Layer occupancy (ticks) 1126system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) 1127system.iobus.reqLayer26.occupancy 101000 # Layer occupancy (ticks) 1128system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%) 1129system.iobus.reqLayer27.occupancy 982013630 # Layer occupancy (ticks) 1130system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) 1131system.iobus.reqLayer28.occupancy 30000 # Layer occupancy (ticks) 1132system.iobus.reqLayer28.utilization 0.0 # Layer utilization (%) 1133system.iobus.respLayer0.occupancy 93033000 # Layer occupancy (ticks) 1134system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) 1135system.iobus.respLayer3.occupancy 179230570 # Layer occupancy (ticks) 1136system.iobus.respLayer3.utilization 0.0 # Layer utilization (%) 1137system.iobus.respLayer4.occupancy 297000 # Layer occupancy (ticks) 1138system.iobus.respLayer4.utilization 0.0 # Layer utilization (%) 1139system.cpu0.branchPred.lookups 146587108 # Number of BP lookups 1140system.cpu0.branchPred.condPredicted 96932064 # Number of conditional branches predicted 1141system.cpu0.branchPred.condIncorrect 7164901 # Number of conditional branches incorrect 1142system.cpu0.branchPred.BTBLookups 103453764 # Number of BTB lookups 1143system.cpu0.branchPred.BTBHits 67642054 # Number of BTB hits 1144system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 1145system.cpu0.branchPred.BTBHitPct 65.383850 # BTB Hit Percentage 1146system.cpu0.branchPred.usedRAS 20270932 # Number of times the RAS was used to get a target. 1147system.cpu0.branchPred.RASInCorrect 203679 # Number of incorrect RAS predictions. 1148system.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 1149system.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 1150system.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 1151system.cpu0.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 1152system.cpu0.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 1153system.cpu0.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 1154system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 1155system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 1156system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 1157system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 1158system.cpu0.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 1159system.cpu0.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 1160system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 1161system.cpu0.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 1162system.cpu0.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 1163system.cpu0.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 1164system.cpu0.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 1165system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 1166system.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 1167system.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 1168system.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 1169system.cpu0.dtb.inst_hits 0 # ITB inst hits 1170system.cpu0.dtb.inst_misses 0 # ITB inst misses 1171system.cpu0.dtb.read_hits 106134781 # DTB read hits 1172system.cpu0.dtb.read_misses 438400 # DTB read misses 1173system.cpu0.dtb.write_hits 87107060 # DTB write hits 1174system.cpu0.dtb.write_misses 166320 # DTB write misses 1175system.cpu0.dtb.flush_tlb 16 # Number of times complete TLB was flushed 1176system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 1177system.cpu0.dtb.flush_tlb_mva_asid 46078 # Number of times TLB was flushed by MVA & ASID 1178system.cpu0.dtb.flush_tlb_asid 1083 # Number of times TLB was flushed by ASID 1179system.cpu0.dtb.flush_entries 41289 # Number of entries that have been flushed from TLB 1180system.cpu0.dtb.align_faults 449 # Number of TLB faults due to alignment restrictions 1181system.cpu0.dtb.prefetch_faults 7213 # Number of TLB faults due to prefetch 1182system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 1183system.cpu0.dtb.perms_faults 39737 # Number of TLB faults due to permissions restrictions 1184system.cpu0.dtb.read_accesses 106573181 # DTB read accesses 1185system.cpu0.dtb.write_accesses 87273380 # DTB write accesses 1186system.cpu0.dtb.inst_accesses 0 # ITB inst accesses 1187system.cpu0.dtb.hits 193241841 # DTB hits 1188system.cpu0.dtb.misses 604720 # DTB misses 1189system.cpu0.dtb.accesses 193846561 # DTB accesses 1190system.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 1191system.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 1192system.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 1193system.cpu0.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 1194system.cpu0.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 1195system.cpu0.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 1196system.cpu0.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 1197system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 1198system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 1199system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 1200system.cpu0.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 1201system.cpu0.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 1202system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 1203system.cpu0.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 1204system.cpu0.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 1205system.cpu0.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 1206system.cpu0.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 1207system.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 1208system.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits 1209system.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses 1210system.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 1211system.cpu0.itb.inst_hits 230537480 # ITB inst hits 1212system.cpu0.itb.inst_misses 86000 # ITB inst misses 1213system.cpu0.itb.read_hits 0 # DTB read hits 1214system.cpu0.itb.read_misses 0 # DTB read misses 1215system.cpu0.itb.write_hits 0 # DTB write hits 1216system.cpu0.itb.write_misses 0 # DTB write misses 1217system.cpu0.itb.flush_tlb 16 # Number of times complete TLB was flushed 1218system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 1219system.cpu0.itb.flush_tlb_mva_asid 46078 # Number of times TLB was flushed by MVA & ASID 1220system.cpu0.itb.flush_tlb_asid 1083 # Number of times TLB was flushed by ASID 1221system.cpu0.itb.flush_entries 29668 # Number of entries that have been flushed from TLB 1222system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 1223system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 1224system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 1225system.cpu0.itb.perms_faults 226388 # Number of TLB faults due to permissions restrictions 1226system.cpu0.itb.read_accesses 0 # DTB read accesses 1227system.cpu0.itb.write_accesses 0 # DTB write accesses 1228system.cpu0.itb.inst_accesses 230623480 # ITB inst accesses 1229system.cpu0.itb.hits 230537480 # DTB hits 1230system.cpu0.itb.misses 86000 # DTB misses 1231system.cpu0.itb.accesses 230623480 # DTB accesses 1232system.cpu0.numCycles 786965482 # number of cpu cycles simulated 1233system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started 1234system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed 1235system.cpu0.fetch.icacheStallCycles 90387711 # Number of cycles fetch is stalled on an Icache miss 1236system.cpu0.fetch.Insts 647691070 # Number of instructions fetch has processed 1237system.cpu0.fetch.Branches 146587108 # Number of branches that fetch encountered 1238system.cpu0.fetch.predictedBranches 87912986 # Number of branches that fetch has predicted taken 1239system.cpu0.fetch.Cycles 665690431 # Number of cycles fetch has run and was not squashing or blocked 1240system.cpu0.fetch.SquashCycles 15471710 # Number of cycles fetch has spent squashing 1241system.cpu0.fetch.TlbCycles 1846295 # Number of cycles fetch has spent waiting for tlb 1242system.cpu0.fetch.MiscStallCycles 143165 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 1243system.cpu0.fetch.PendingTrapStallCycles 6476529 # Number of stall cycles due to pending traps 1244system.cpu0.fetch.PendingQuiesceStallCycles 786234 # Number of stall cycles due to pending quiesce instructions 1245system.cpu0.fetch.IcacheWaitRetryStallCycles 320116 # Number of stall cycles due to full MSHR 1246system.cpu0.fetch.CacheLines 230311190 # Number of cache lines fetched 1247system.cpu0.fetch.IcacheSquashes 1742140 # Number of outstanding Icache misses that were squashed 1248system.cpu0.fetch.ItlbSquashes 28723 # Number of outstanding ITLB misses that were squashed 1249system.cpu0.fetch.rateDist::samples 773386336 # Number of instructions fetched each cycle (Total) 1250system.cpu0.fetch.rateDist::mean 0.980975 # Number of instructions fetched each cycle (Total) 1251system.cpu0.fetch.rateDist::stdev 1.219702 # Number of instructions fetched each cycle (Total) 1252system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 1253system.cpu0.fetch.rateDist::0 409957196 53.01% 53.01% # Number of instructions fetched each cycle (Total) 1254system.cpu0.fetch.rateDist::1 140998975 18.23% 71.24% # Number of instructions fetched each cycle (Total) 1255system.cpu0.fetch.rateDist::2 49617031 6.42% 77.66% # Number of instructions fetched each cycle (Total) 1256system.cpu0.fetch.rateDist::3 172813134 22.34% 100.00% # Number of instructions fetched each cycle (Total) 1257system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 1258system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 1259system.cpu0.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total) 1260system.cpu0.fetch.rateDist::total 773386336 # Number of instructions fetched each cycle (Total) 1261system.cpu0.fetch.branchRate 0.186269 # Number of branch fetches per cycle 1262system.cpu0.fetch.rate 0.823023 # Number of inst fetches per cycle 1263system.cpu0.decode.IdleCycles 108593313 # Number of cycles decode is idle 1264system.cpu0.decode.BlockedCycles 378356513 # Number of cycles decode is blocked 1265system.cpu0.decode.RunCycles 240969730 # Number of cycles decode is running 1266system.cpu0.decode.UnblockCycles 39977542 # Number of cycles decode is unblocking 1267system.cpu0.decode.SquashCycles 5489238 # Number of cycles decode is squashing 1268system.cpu0.decode.BranchResolved 21224089 # Number of times decode resolved a branch 1269system.cpu0.decode.BranchMispred 2292433 # Number of times decode detected a branch misprediction 1270system.cpu0.decode.DecodedInsts 668689408 # Number of instructions handled by decode 1271system.cpu0.decode.SquashedInsts 25030555 # Number of squashed instructions handled by decode 1272system.cpu0.rename.SquashCycles 5489238 # Number of cycles rename is squashing 1273system.cpu0.rename.IdleCycles 146312922 # Number of cycles rename is idle 1274system.cpu0.rename.BlockCycles 57383456 # Number of cycles rename is blocking 1275system.cpu0.rename.serializeStallCycles 250430469 # count of cycles rename stalled for serializing inst 1276system.cpu0.rename.RunCycles 242520551 # Number of cycles rename is running 1277system.cpu0.rename.UnblockCycles 71249700 # Number of cycles rename is unblocking 1278system.cpu0.rename.RenamedInsts 650266707 # Number of instructions processed by rename 1279system.cpu0.rename.SquashedInsts 6336504 # Number of squashed instructions processed by rename 1280system.cpu0.rename.ROBFullEvents 9477139 # Number of times rename has blocked due to ROB full 1281system.cpu0.rename.IQFullEvents 381865 # Number of times rename has blocked due to IQ full 1282system.cpu0.rename.LQFullEvents 840506 # Number of times rename has blocked due to LQ full 1283system.cpu0.rename.SQFullEvents 33815177 # Number of times rename has blocked due to SQ full 1284system.cpu0.rename.FullRegisterEvents 14484 # Number of times there has been no free registers 1285system.cpu0.rename.RenamedOperands 619540415 # Number of destination operands rename has renamed 1286system.cpu0.rename.RenameLookups 1001273329 # Number of register rename lookups that rename has made 1287system.cpu0.rename.int_rename_lookups 768127423 # Number of integer rename lookups 1288system.cpu0.rename.fp_rename_lookups 806411 # Number of floating rename lookups 1289system.cpu0.rename.CommittedMaps 558016180 # Number of HB maps that are committed 1290system.cpu0.rename.UndoneMaps 61524234 # Number of HB maps that are undone due to squashing 1291system.cpu0.rename.serializingInsts 16309942 # count of serializing insts renamed 1292system.cpu0.rename.tempSerializingInsts 14158531 # count of temporary serializing insts renamed 1293system.cpu0.rename.skidInsts 81487680 # count of insts added to the skid buffer 1294system.cpu0.memDep0.insertedLoads 106551444 # Number of loads inserted to the mem dependence unit. 1295system.cpu0.memDep0.insertedStores 90697387 # Number of stores inserted to the mem dependence unit. 1296system.cpu0.memDep0.conflictingLoads 9851628 # Number of conflicting loads. 1297system.cpu0.memDep0.conflictingStores 8566406 # Number of conflicting stores. 1298system.cpu0.iq.iqInstsAdded 626998472 # Number of instructions added to the IQ (excludes non-spec) 1299system.cpu0.iq.iqNonSpecInstsAdded 16435650 # Number of non-speculative instructions added to the IQ 1300system.cpu0.iq.iqInstsIssued 631073777 # Number of instructions issued 1301system.cpu0.iq.iqSquashedInstsIssued 2910747 # Number of squashed instructions issued 1302system.cpu0.iq.iqSquashedInstsExamined 54340762 # Number of squashed instructions iterated over during squash; mainly for profiling 1303system.cpu0.iq.iqSquashedOperandsExamined 37568320 # Number of squashed operands that are examined and possibly removed from graph 1304system.cpu0.iq.iqSquashedNonSpecRemoved 303534 # Number of squashed non-spec instructions that were removed 1305system.cpu0.iq.issued_per_cycle::samples 773386336 # Number of insts issued each cycle 1306system.cpu0.iq.issued_per_cycle::mean 0.815988 # Number of insts issued each cycle 1307system.cpu0.iq.issued_per_cycle::stdev 1.066561 # Number of insts issued each cycle 1308system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 1309system.cpu0.iq.issued_per_cycle::0 429333552 55.51% 55.51% # Number of insts issued each cycle 1310system.cpu0.iq.issued_per_cycle::1 143479671 18.55% 74.07% # Number of insts issued each cycle 1311system.cpu0.iq.issued_per_cycle::2 122471651 15.84% 89.90% # Number of insts issued each cycle 1312system.cpu0.iq.issued_per_cycle::3 69760577 9.02% 98.92% # Number of insts issued each cycle 1313system.cpu0.iq.issued_per_cycle::4 8335355 1.08% 100.00% # Number of insts issued each cycle 1314system.cpu0.iq.issued_per_cycle::5 5527 0.00% 100.00% # Number of insts issued each cycle 1315system.cpu0.iq.issued_per_cycle::6 3 0.00% 100.00% # Number of insts issued each cycle 1316system.cpu0.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle 1317system.cpu0.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle 1318system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 1319system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 1320system.cpu0.iq.issued_per_cycle::max_value 6 # Number of insts issued each cycle 1321system.cpu0.iq.issued_per_cycle::total 773386336 # Number of insts issued each cycle 1322system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 1323system.cpu0.iq.fu_full::IntAlu 65856729 45.73% 45.73% # attempts to use FU when none available 1324system.cpu0.iq.fu_full::IntMult 73447 0.05% 45.78% # attempts to use FU when none available 1325system.cpu0.iq.fu_full::IntDiv 22232 0.02% 45.79% # attempts to use FU when none available 1326system.cpu0.iq.fu_full::FloatAdd 0 0.00% 45.79% # attempts to use FU when none available 1327system.cpu0.iq.fu_full::FloatCmp 0 0.00% 45.79% # attempts to use FU when none available 1328system.cpu0.iq.fu_full::FloatCvt 0 0.00% 45.79% # attempts to use FU when none available 1329system.cpu0.iq.fu_full::FloatMult 0 0.00% 45.79% # attempts to use FU when none available 1330system.cpu0.iq.fu_full::FloatDiv 0 0.00% 45.79% # attempts to use FU when none available 1331system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 45.79% # attempts to use FU when none available 1332system.cpu0.iq.fu_full::SimdAdd 0 0.00% 45.79% # attempts to use FU when none available 1333system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 45.79% # attempts to use FU when none available 1334system.cpu0.iq.fu_full::SimdAlu 0 0.00% 45.79% # attempts to use FU when none available 1335system.cpu0.iq.fu_full::SimdCmp 0 0.00% 45.79% # attempts to use FU when none available 1336system.cpu0.iq.fu_full::SimdCvt 0 0.00% 45.79% # attempts to use FU when none available 1337system.cpu0.iq.fu_full::SimdMisc 0 0.00% 45.79% # attempts to use FU when none available 1338system.cpu0.iq.fu_full::SimdMult 0 0.00% 45.79% # attempts to use FU when none available 1339system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 45.79% # attempts to use FU when none available 1340system.cpu0.iq.fu_full::SimdShift 0 0.00% 45.79% # attempts to use FU when none available 1341system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 45.79% # attempts to use FU when none available 1342system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 45.79% # attempts to use FU when none available 1343system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 45.79% # attempts to use FU when none available 1344system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 45.79% # attempts to use FU when none available 1345system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 45.79% # attempts to use FU when none available 1346system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 45.79% # attempts to use FU when none available 1347system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 45.79% # attempts to use FU when none available 1348system.cpu0.iq.fu_full::SimdFloatMisc 47 0.00% 45.79% # attempts to use FU when none available 1349system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 45.79% # attempts to use FU when none available 1350system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 45.79% # attempts to use FU when none available 1351system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 45.79% # attempts to use FU when none available 1352system.cpu0.iq.fu_full::MemRead 37876967 26.30% 72.09% # attempts to use FU when none available 1353system.cpu0.iq.fu_full::MemWrite 40192311 27.91% 100.00% # attempts to use FU when none available 1354system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 1355system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 1356system.cpu0.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued 1357system.cpu0.iq.FU_type_0::IntAlu 431505224 68.38% 68.38% # Type of FU issued 1358system.cpu0.iq.FU_type_0::IntMult 1606072 0.25% 68.63% # Type of FU issued 1359system.cpu0.iq.FU_type_0::IntDiv 80666 0.01% 68.64% # Type of FU issued 1360system.cpu0.iq.FU_type_0::FloatAdd 12 0.00% 68.64% # Type of FU issued 1361system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 68.64% # Type of FU issued 1362system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 68.64% # Type of FU issued 1363system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 68.64% # Type of FU issued 1364system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 68.64% # Type of FU issued 1365system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 68.64% # Type of FU issued 1366system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 68.64% # Type of FU issued 1367system.cpu0.iq.FU_type_0::SimdAddAcc 1 0.00% 68.64% # Type of FU issued 1368system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 68.64% # Type of FU issued 1369system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 68.64% # Type of FU issued 1370system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 68.64% # Type of FU issued 1371system.cpu0.iq.FU_type_0::SimdMisc 0 0.00% 68.64% # Type of FU issued 1372system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 68.64% # Type of FU issued 1373system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 68.64% # Type of FU issued 1374system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 68.64% # Type of FU issued 1375system.cpu0.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.64% # Type of FU issued 1376system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 68.64% # Type of FU issued 1377system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 68.64% # Type of FU issued 1378system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.64% # Type of FU issued 1379system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 68.64% # Type of FU issued 1380system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 68.64% # Type of FU issued 1381system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.64% # Type of FU issued 1382system.cpu0.iq.FU_type_0::SimdFloatMisc 46680 0.01% 68.65% # Type of FU issued 1383system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 68.65% # Type of FU issued 1384system.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.65% # Type of FU issued 1385system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.65% # Type of FU issued 1386system.cpu0.iq.FU_type_0::MemRead 109370672 17.33% 85.98% # Type of FU issued 1387system.cpu0.iq.FU_type_0::MemWrite 88464450 14.02% 100.00% # Type of FU issued 1388system.cpu0.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 1389system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 1390system.cpu0.iq.FU_type_0::total 631073777 # Type of FU issued 1391system.cpu0.iq.rate 0.801908 # Inst issue rate 1392system.cpu0.iq.fu_busy_cnt 144021733 # FU busy when requested 1393system.cpu0.iq.fu_busy_rate 0.228217 # FU busy rate (busy events/executed inst) 1394system.cpu0.iq.int_inst_queue_reads 2181305203 # Number of integer instruction queue reads 1395system.cpu0.iq.int_inst_queue_writes 697468177 # Number of integer instruction queue writes 1396system.cpu0.iq.int_inst_queue_wakeup_accesses 613392938 # Number of integer instruction queue wakeup accesses 1397system.cpu0.iq.fp_inst_queue_reads 1161167 # Number of floating instruction queue reads 1398system.cpu0.iq.fp_inst_queue_writes 463347 # Number of floating instruction queue writes 1399system.cpu0.iq.fp_inst_queue_wakeup_accesses 426941 # Number of floating instruction queue wakeup accesses 1400system.cpu0.iq.int_alu_accesses 774373560 # Number of integer alu accesses 1401system.cpu0.iq.fp_alu_accesses 721950 # Number of floating point alu accesses 1402system.cpu0.iew.lsq.thread0.forwLoads 2923759 # Number of loads that had data forwarded from stores 1403system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 1404system.cpu0.iew.lsq.thread0.squashedLoads 13150556 # Number of loads squashed 1405system.cpu0.iew.lsq.thread0.ignoredResponses 17424 # Number of memory responses ignored because the instruction is squashed 1406system.cpu0.iew.lsq.thread0.memOrderViolation 157648 # Number of memory ordering violations 1407system.cpu0.iew.lsq.thread0.squashedStores 6172607 # Number of stores squashed 1408system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 1409system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 1410system.cpu0.iew.lsq.thread0.rescheduledLoads 2931375 # Number of loads that were rescheduled 1411system.cpu0.iew.lsq.thread0.cacheBlocked 4759724 # Number of times an access to memory failed due to the cache being blocked 1412system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle 1413system.cpu0.iew.iewSquashCycles 5489238 # Number of cycles IEW is squashing 1414system.cpu0.iew.iewBlockCycles 8266633 # Number of cycles IEW is blocking 1415system.cpu0.iew.iewUnblockCycles 4717216 # Number of cycles IEW is unblocking 1416system.cpu0.iew.iewDispatchedInsts 643560247 # Number of instructions dispatched to IQ 1417system.cpu0.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch 1418system.cpu0.iew.iewDispLoadInsts 106551444 # Number of dispatched load instructions 1419system.cpu0.iew.iewDispStoreInsts 90697387 # Number of dispatched store instructions 1420system.cpu0.iew.iewDispNonSpecInsts 13867290 # Number of dispatched non-speculative instructions 1421system.cpu0.iew.iewIQFullEvents 61805 # Number of times the IQ has become full, causing a stall 1422system.cpu0.iew.iewLSQFullEvents 4582618 # Number of times the LSQ has become full, causing a stall 1423system.cpu0.iew.memOrderViolationEvents 157648 # Number of memory order violations 1424system.cpu0.iew.predictedTakenIncorrect 2155844 # Number of branches that were predicted taken incorrectly 1425system.cpu0.iew.predictedNotTakenIncorrect 3101202 # Number of branches that were predicted not taken incorrectly 1426system.cpu0.iew.branchMispredicts 5257046 # Number of branch mispredicts detected at execute 1427system.cpu0.iew.iewExecutedInsts 622852330 # Number of executed instructions 1428system.cpu0.iew.iewExecLoadInsts 106129153 # Number of load instructions executed 1429system.cpu0.iew.iewExecSquashedInsts 7624905 # Number of squashed instructions skipped in execute 1430system.cpu0.iew.exec_swp 0 # number of swp insts executed 1431system.cpu0.iew.exec_nop 126125 # number of nop insts executed 1432system.cpu0.iew.exec_refs 193235409 # number of memory reference insts executed 1433system.cpu0.iew.exec_branches 117777762 # Number of branches executed 1434system.cpu0.iew.exec_stores 87106256 # Number of stores executed 1435system.cpu0.iew.exec_rate 0.791461 # Inst execution rate 1436system.cpu0.iew.wb_sent 614619625 # cumulative count of insts sent to commit 1437system.cpu0.iew.wb_count 613819879 # cumulative count of insts written-back 1438system.cpu0.iew.wb_producers 298670143 # num instructions producing a value 1439system.cpu0.iew.wb_consumers 489758313 # num instructions consuming a value 1440system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 1441system.cpu0.iew.wb_rate 0.779983 # insts written-back per cycle 1442system.cpu0.iew.wb_fanout 0.609832 # average fanout of values written-back 1443system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 1444system.cpu0.commit.commitSquashedInsts 50622338 # The number of squashed insts skipped by commit 1445system.cpu0.commit.commitNonSpecStalls 16132116 # The number of times commit has been forced to stall to communicate backwards 1446system.cpu0.commit.branchMispredicts 4918284 # The number of times a branch was mispredicted 1447system.cpu0.commit.committed_per_cycle::samples 763797135 # Number of insts commited each cycle 1448system.cpu0.commit.committed_per_cycle::mean 0.766621 # Number of insts commited each cycle 1449system.cpu0.commit.committed_per_cycle::stdev 1.569865 # Number of insts commited each cycle 1450system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 1451system.cpu0.commit.committed_per_cycle::0 508551807 66.58% 66.58% # Number of insts commited each cycle 1452system.cpu0.commit.committed_per_cycle::1 131505056 17.22% 83.80% # Number of insts commited each cycle 1453system.cpu0.commit.committed_per_cycle::2 56862924 7.44% 91.24% # Number of insts commited each cycle 1454system.cpu0.commit.committed_per_cycle::3 18814885 2.46% 93.71% # Number of insts commited each cycle 1455system.cpu0.commit.committed_per_cycle::4 13980697 1.83% 95.54% # Number of insts commited each cycle 1456system.cpu0.commit.committed_per_cycle::5 9342143 1.22% 96.76% # Number of insts commited each cycle 1457system.cpu0.commit.committed_per_cycle::6 6309382 0.83% 97.59% # Number of insts commited each cycle 1458system.cpu0.commit.committed_per_cycle::7 4063980 0.53% 98.12% # Number of insts commited each cycle 1459system.cpu0.commit.committed_per_cycle::8 14366261 1.88% 100.00% # Number of insts commited each cycle 1460system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 1461system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 1462system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 1463system.cpu0.commit.committed_per_cycle::total 763797135 # Number of insts commited each cycle 1464system.cpu0.commit.committedInsts 498729441 # Number of instructions committed 1465system.cpu0.commit.committedOps 585543302 # Number of ops (including micro ops) committed 1466system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed 1467system.cpu0.commit.refs 177925668 # Number of memory references committed 1468system.cpu0.commit.loads 93400888 # Number of loads committed 1469system.cpu0.commit.membars 4075726 # Number of memory barriers committed 1470system.cpu0.commit.branches 111746625 # Number of branches committed 1471system.cpu0.commit.fp_insts 417930 # Number of committed floating point instructions. 1472system.cpu0.commit.int_insts 537600399 # Number of committed integer instructions. 1473system.cpu0.commit.function_calls 15117239 # Number of function calls committed. 1474system.cpu0.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction 1475system.cpu0.commit.op_class_0::IntAlu 406177320 69.37% 69.37% # Class of committed instruction 1476system.cpu0.commit.op_class_0::IntMult 1336444 0.23% 69.60% # Class of committed instruction 1477system.cpu0.commit.op_class_0::IntDiv 63141 0.01% 69.61% # Class of committed instruction 1478system.cpu0.commit.op_class_0::FloatAdd 0 0.00% 69.61% # Class of committed instruction 1479system.cpu0.commit.op_class_0::FloatCmp 0 0.00% 69.61% # Class of committed instruction 1480system.cpu0.commit.op_class_0::FloatCvt 0 0.00% 69.61% # Class of committed instruction 1481system.cpu0.commit.op_class_0::FloatMult 0 0.00% 69.61% # Class of committed instruction 1482system.cpu0.commit.op_class_0::FloatDiv 0 0.00% 69.61% # Class of committed instruction 1483system.cpu0.commit.op_class_0::FloatSqrt 0 0.00% 69.61% # Class of committed instruction 1484system.cpu0.commit.op_class_0::SimdAdd 0 0.00% 69.61% # Class of committed instruction 1485system.cpu0.commit.op_class_0::SimdAddAcc 0 0.00% 69.61% # Class of committed instruction 1486system.cpu0.commit.op_class_0::SimdAlu 0 0.00% 69.61% # Class of committed instruction 1487system.cpu0.commit.op_class_0::SimdCmp 0 0.00% 69.61% # Class of committed instruction 1488system.cpu0.commit.op_class_0::SimdCvt 0 0.00% 69.61% # Class of committed instruction 1489system.cpu0.commit.op_class_0::SimdMisc 0 0.00% 69.61% # Class of committed instruction 1490system.cpu0.commit.op_class_0::SimdMult 0 0.00% 69.61% # Class of committed instruction 1491system.cpu0.commit.op_class_0::SimdMultAcc 0 0.00% 69.61% # Class of committed instruction 1492system.cpu0.commit.op_class_0::SimdShift 0 0.00% 69.61% # Class of committed instruction 1493system.cpu0.commit.op_class_0::SimdShiftAcc 0 0.00% 69.61% # Class of committed instruction 1494system.cpu0.commit.op_class_0::SimdSqrt 0 0.00% 69.61% # Class of committed instruction 1495system.cpu0.commit.op_class_0::SimdFloatAdd 0 0.00% 69.61% # Class of committed instruction 1496system.cpu0.commit.op_class_0::SimdFloatAlu 0 0.00% 69.61% # Class of committed instruction 1497system.cpu0.commit.op_class_0::SimdFloatCmp 0 0.00% 69.61% # Class of committed instruction 1498system.cpu0.commit.op_class_0::SimdFloatCvt 0 0.00% 69.61% # Class of committed instruction 1499system.cpu0.commit.op_class_0::SimdFloatDiv 0 0.00% 69.61% # Class of committed instruction 1500system.cpu0.commit.op_class_0::SimdFloatMisc 40729 0.01% 69.61% # Class of committed instruction 1501system.cpu0.commit.op_class_0::SimdFloatMult 0 0.00% 69.61% # Class of committed instruction 1502system.cpu0.commit.op_class_0::SimdFloatMultAcc 0 0.00% 69.61% # Class of committed instruction 1503system.cpu0.commit.op_class_0::SimdFloatSqrt 0 0.00% 69.61% # Class of committed instruction 1504system.cpu0.commit.op_class_0::MemRead 93400888 15.95% 85.56% # Class of committed instruction 1505system.cpu0.commit.op_class_0::MemWrite 84524780 14.44% 100.00% # Class of committed instruction 1506system.cpu0.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 1507system.cpu0.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 1508system.cpu0.commit.op_class_0::total 585543302 # Class of committed instruction 1509system.cpu0.commit.bw_lim_events 14366261 # number cycles where commit BW limit reached 1510system.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits 1511system.cpu0.rob.rob_reads 1380974813 # The number of ROB reads 1512system.cpu0.rob.rob_writes 1281884282 # The number of ROB writes 1513system.cpu0.timesIdled 846185 # Number of times that the entire CPU went into an idle state and unscheduled itself 1514system.cpu0.idleCycles 13579146 # Total number of cycles that the CPU has spent unscheduled due to idling 1515system.cpu0.quiesceCycles 93972383800 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 1516system.cpu0.committedInsts 498729441 # Number of Instructions Simulated 1517system.cpu0.committedOps 585543302 # Number of Ops (including micro ops) Simulated 1518system.cpu0.cpi 1.577941 # CPI: Cycles Per Instruction 1519system.cpu0.cpi_total 1.577941 # CPI: Total CPI of All Threads 1520system.cpu0.ipc 0.633737 # IPC: Instructions Per Cycle 1521system.cpu0.ipc_total 0.633737 # IPC: Total IPC of All Threads 1522system.cpu0.int_regfile_reads 735405419 # number of integer regfile reads 1523system.cpu0.int_regfile_writes 437369435 # number of integer regfile writes 1524system.cpu0.fp_regfile_reads 697220 # number of floating regfile reads 1525system.cpu0.fp_regfile_writes 340900 # number of floating regfile writes 1526system.cpu0.cc_regfile_reads 134840784 # number of cc regfile reads 1527system.cpu0.cc_regfile_writes 135500502 # number of cc regfile writes 1528system.cpu0.misc_regfile_reads 3071585466 # number of misc regfile reads 1529system.cpu0.misc_regfile_writes 16203449 # number of misc regfile writes 1530system.cpu0.toL2Bus.trans_dist::ReadReq 15637085 # Transaction distribution 1531system.cpu0.toL2Bus.trans_dist::ReadResp 12009481 # Transaction distribution 1532system.cpu0.toL2Bus.trans_dist::WriteReq 33046 # Transaction distribution 1533system.cpu0.toL2Bus.trans_dist::WriteResp 33046 # Transaction distribution 1534system.cpu0.toL2Bus.trans_dist::Writeback 3548344 # Transaction distribution 1535system.cpu0.toL2Bus.trans_dist::HardPFReq 4365503 # Transaction distribution 1536system.cpu0.toL2Bus.trans_dist::HardPFResp 3 # Transaction distribution 1537system.cpu0.toL2Bus.trans_dist::WriteInvalidateReq 1683195 # Transaction distribution 1538system.cpu0.toL2Bus.trans_dist::WriteInvalidateResp 1040668 # Transaction distribution 1539system.cpu0.toL2Bus.trans_dist::UpgradeReq 461767 # Transaction distribution 1540system.cpu0.toL2Bus.trans_dist::SCUpgradeReq 386684 # Transaction distribution 1541system.cpu0.toL2Bus.trans_dist::UpgradeResp 535373 # Transaction distribution 1542system.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq 113 # Transaction distribution 1543system.cpu0.toL2Bus.trans_dist::UpgradeFailResp 191 # Transaction distribution 1544system.cpu0.toL2Bus.trans_dist::ReadExReq 1436156 # Transaction distribution 1545system.cpu0.toL2Bus.trans_dist::ReadExResp 1297014 # Transaction distribution 1546system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 13051451 # Packet count per connected master and slave (bytes) 1547system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 18246800 # Packet count per connected master and slave (bytes) 1548system.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 419537 # Packet count per connected master and slave (bytes) 1549system.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 1341455 # Packet count per connected master and slave (bytes) 1550system.cpu0.toL2Bus.pkt_count::total 33059243 # Packet count per connected master and slave (bytes) 1551system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 416613216 # Cumulative packet size per connected master and slave (bytes) 1552system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 664873226 # Cumulative packet size per connected master and slave (bytes) 1553system.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 1541384 # Cumulative packet size per connected master and slave (bytes) 1554system.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 4934904 # Cumulative packet size per connected master and slave (bytes) 1555system.cpu0.toL2Bus.pkt_size::total 1087962730 # Cumulative packet size per connected master and slave (bytes) 1556system.cpu0.toL2Bus.snoops 9586812 # Total snoops (count) 1557system.cpu0.toL2Bus.snoop_fanout::samples 27467610 # Request fanout histogram 1558system.cpu0.toL2Bus.snoop_fanout::mean 5.337349 # Request fanout histogram 1559system.cpu0.toL2Bus.snoop_fanout::stdev 0.472805 # Request fanout histogram 1560system.cpu0.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 1561system.cpu0.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 1562system.cpu0.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram 1563system.cpu0.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram 1564system.cpu0.toL2Bus.snoop_fanout::3 0 0.00% 0.00% # Request fanout histogram 1565system.cpu0.toL2Bus.snoop_fanout::4 0 0.00% 0.00% # Request fanout histogram 1566system.cpu0.toL2Bus.snoop_fanout::5 18201451 66.27% 66.27% # Request fanout histogram 1567system.cpu0.toL2Bus.snoop_fanout::6 9266159 33.73% 100.00% # Request fanout histogram 1568system.cpu0.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 1569system.cpu0.toL2Bus.snoop_fanout::min_value 5 # Request fanout histogram 1570system.cpu0.toL2Bus.snoop_fanout::max_value 6 # Request fanout histogram 1571system.cpu0.toL2Bus.snoop_fanout::total 27467610 # Request fanout histogram 1572system.cpu0.toL2Bus.reqLayer0.occupancy 13754094390 # Layer occupancy (ticks) 1573system.cpu0.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) 1574system.cpu0.toL2Bus.snoopLayer0.occupancy 197445482 # Layer occupancy (ticks) 1575system.cpu0.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 1576system.cpu0.toL2Bus.respLayer0.occupancy 9792438220 # Layer occupancy (ticks) 1577system.cpu0.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 1578system.cpu0.toL2Bus.respLayer1.occupancy 9396795912 # Layer occupancy (ticks) 1579system.cpu0.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 1580system.cpu0.toL2Bus.respLayer2.occupancy 228193109 # Layer occupancy (ticks) 1581system.cpu0.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) 1582system.cpu0.toL2Bus.respLayer3.occupancy 726243001 # Layer occupancy (ticks) 1583system.cpu0.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) 1584system.cpu0.icache.tags.replacements 6503720 # number of replacements 1585system.cpu0.icache.tags.tagsinuse 511.971418 # Cycle average of tags in use 1586system.cpu0.icache.tags.total_refs 223511778 # Total number of references to valid blocks. 1587system.cpu0.icache.tags.sampled_refs 6504232 # Sample count of references to valid blocks. 1588system.cpu0.icache.tags.avg_refs 34.364054 # Average number of references to valid blocks. 1589system.cpu0.icache.tags.warmup_cycle 8400074750 # Cycle when the warmup percentage was hit. 1590system.cpu0.icache.tags.occ_blocks::cpu0.inst 511.971418 # Average occupied blocks per requestor 1591system.cpu0.icache.tags.occ_percent::cpu0.inst 0.999944 # Average percentage of cache occupancy 1592system.cpu0.icache.tags.occ_percent::total 0.999944 # Average percentage of cache occupancy 1593system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 1594system.cpu0.icache.tags.age_task_id_blocks_1024::0 266 # Occupied blocks per task id 1595system.cpu0.icache.tags.age_task_id_blocks_1024::1 62 # Occupied blocks per task id 1596system.cpu0.icache.tags.age_task_id_blocks_1024::2 184 # Occupied blocks per task id 1597system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 1598system.cpu0.icache.tags.tag_accesses 467078613 # Number of tag accesses 1599system.cpu0.icache.tags.data_accesses 467078613 # Number of data accesses 1600system.cpu0.icache.ReadReq_hits::cpu0.inst 223511778 # number of ReadReq hits 1601system.cpu0.icache.ReadReq_hits::total 223511778 # number of ReadReq hits 1602system.cpu0.icache.demand_hits::cpu0.inst 223511778 # number of demand (read+write) hits 1603system.cpu0.icache.demand_hits::total 223511778 # number of demand (read+write) hits 1604system.cpu0.icache.overall_hits::cpu0.inst 223511778 # number of overall hits 1605system.cpu0.icache.overall_hits::total 223511778 # number of overall hits 1606system.cpu0.icache.ReadReq_misses::cpu0.inst 6775226 # number of ReadReq misses 1607system.cpu0.icache.ReadReq_misses::total 6775226 # number of ReadReq misses 1608system.cpu0.icache.demand_misses::cpu0.inst 6775226 # number of demand (read+write) misses 1609system.cpu0.icache.demand_misses::total 6775226 # number of demand (read+write) misses 1610system.cpu0.icache.overall_misses::cpu0.inst 6775226 # number of overall misses 1611system.cpu0.icache.overall_misses::total 6775226 # number of overall misses 1612system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 58809305620 # number of ReadReq miss cycles 1613system.cpu0.icache.ReadReq_miss_latency::total 58809305620 # number of ReadReq miss cycles 1614system.cpu0.icache.demand_miss_latency::cpu0.inst 58809305620 # number of demand (read+write) miss cycles 1615system.cpu0.icache.demand_miss_latency::total 58809305620 # number of demand (read+write) miss cycles 1616system.cpu0.icache.overall_miss_latency::cpu0.inst 58809305620 # number of overall miss cycles 1617system.cpu0.icache.overall_miss_latency::total 58809305620 # number of overall miss cycles 1618system.cpu0.icache.ReadReq_accesses::cpu0.inst 230287004 # number of ReadReq accesses(hits+misses) 1619system.cpu0.icache.ReadReq_accesses::total 230287004 # number of ReadReq accesses(hits+misses) 1620system.cpu0.icache.demand_accesses::cpu0.inst 230287004 # number of demand (read+write) accesses 1621system.cpu0.icache.demand_accesses::total 230287004 # number of demand (read+write) accesses 1622system.cpu0.icache.overall_accesses::cpu0.inst 230287004 # number of overall (read+write) accesses 1623system.cpu0.icache.overall_accesses::total 230287004 # number of overall (read+write) accesses 1624system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.029421 # miss rate for ReadReq accesses 1625system.cpu0.icache.ReadReq_miss_rate::total 0.029421 # miss rate for ReadReq accesses 1626system.cpu0.icache.demand_miss_rate::cpu0.inst 0.029421 # miss rate for demand accesses 1627system.cpu0.icache.demand_miss_rate::total 0.029421 # miss rate for demand accesses 1628system.cpu0.icache.overall_miss_rate::cpu0.inst 0.029421 # miss rate for overall accesses 1629system.cpu0.icache.overall_miss_rate::total 0.029421 # miss rate for overall accesses 1630system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 8680.050764 # average ReadReq miss latency 1631system.cpu0.icache.ReadReq_avg_miss_latency::total 8680.050764 # average ReadReq miss latency 1632system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 8680.050764 # average overall miss latency 1633system.cpu0.icache.demand_avg_miss_latency::total 8680.050764 # average overall miss latency 1634system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 8680.050764 # average overall miss latency 1635system.cpu0.icache.overall_avg_miss_latency::total 8680.050764 # average overall miss latency 1636system.cpu0.icache.blocked_cycles::no_mshrs 4711788 # number of cycles access was blocked 1637system.cpu0.icache.blocked_cycles::no_targets 167 # number of cycles access was blocked 1638system.cpu0.icache.blocked::no_mshrs 607280 # number of cycles access was blocked 1639system.cpu0.icache.blocked::no_targets 1 # number of cycles access was blocked 1640system.cpu0.icache.avg_blocked_cycles::no_mshrs 7.758839 # average number of cycles each access was blocked 1641system.cpu0.icache.avg_blocked_cycles::no_targets 167 # average number of cycles each access was blocked 1642system.cpu0.icache.fast_writes 0 # number of fast writes performed 1643system.cpu0.icache.cache_copies 0 # number of cache copies performed 1644system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 270621 # number of ReadReq MSHR hits 1645system.cpu0.icache.ReadReq_mshr_hits::total 270621 # number of ReadReq MSHR hits 1646system.cpu0.icache.demand_mshr_hits::cpu0.inst 270621 # number of demand (read+write) MSHR hits 1647system.cpu0.icache.demand_mshr_hits::total 270621 # number of demand (read+write) MSHR hits 1648system.cpu0.icache.overall_mshr_hits::cpu0.inst 270621 # number of overall MSHR hits 1649system.cpu0.icache.overall_mshr_hits::total 270621 # number of overall MSHR hits 1650system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 6504605 # number of ReadReq MSHR misses 1651system.cpu0.icache.ReadReq_mshr_misses::total 6504605 # number of ReadReq MSHR misses 1652system.cpu0.icache.demand_mshr_misses::cpu0.inst 6504605 # number of demand (read+write) MSHR misses 1653system.cpu0.icache.demand_mshr_misses::total 6504605 # number of demand (read+write) MSHR misses 1654system.cpu0.icache.overall_mshr_misses::cpu0.inst 6504605 # number of overall MSHR misses 1655system.cpu0.icache.overall_mshr_misses::total 6504605 # number of overall MSHR misses 1656system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 47647231055 # number of ReadReq MSHR miss cycles 1657system.cpu0.icache.ReadReq_mshr_miss_latency::total 47647231055 # number of ReadReq MSHR miss cycles 1658system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 47647231055 # number of demand (read+write) MSHR miss cycles 1659system.cpu0.icache.demand_mshr_miss_latency::total 47647231055 # number of demand (read+write) MSHR miss cycles 1660system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 47647231055 # number of overall MSHR miss cycles 1661system.cpu0.icache.overall_mshr_miss_latency::total 47647231055 # number of overall MSHR miss cycles 1662system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 1699559498 # number of ReadReq MSHR uncacheable cycles 1663system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 1699559498 # number of ReadReq MSHR uncacheable cycles 1664system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 1699559498 # number of overall MSHR uncacheable cycles 1665system.cpu0.icache.overall_mshr_uncacheable_latency::total 1699559498 # number of overall MSHR uncacheable cycles 1666system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.028246 # mshr miss rate for ReadReq accesses 1667system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.028246 # mshr miss rate for ReadReq accesses 1668system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.028246 # mshr miss rate for demand accesses 1669system.cpu0.icache.demand_mshr_miss_rate::total 0.028246 # mshr miss rate for demand accesses 1670system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.028246 # mshr miss rate for overall accesses 1671system.cpu0.icache.overall_mshr_miss_rate::total 0.028246 # mshr miss rate for overall accesses 1672system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 7325.153650 # average ReadReq mshr miss latency 1673system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 7325.153650 # average ReadReq mshr miss latency 1674system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 7325.153650 # average overall mshr miss latency 1675system.cpu0.icache.demand_avg_mshr_miss_latency::total 7325.153650 # average overall mshr miss latency 1676system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 7325.153650 # average overall mshr miss latency 1677system.cpu0.icache.overall_avg_mshr_miss_latency::total 7325.153650 # average overall mshr miss latency 1678system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency 1679system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 1680system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency 1681system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 1682system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate 1683system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_identified 59245032 # number of hwpf identified 1684system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_already_in_mshr 2351166 # number of hwpf that were already in mshr 1685system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_already_in_cache 52469358 # number of hwpf that were already in the cache 1686system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_already_in_prefetcher 1249562 # number of hwpf that were already in the prefetch queue 1687system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left 1688system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_removed_MSHR_hit 200789 # number of hwpf removed because MSHR allocated 1689system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_issued 2974157 # number of hwpf issued 1690system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_span_page 4925432 # number of hwpf spanning a virtual page 1691system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time 1692system.cpu0.l2cache.tags.replacements 3747306 # number of replacements 1693system.cpu0.l2cache.tags.tagsinuse 16276.136731 # Cycle average of tags in use 1694system.cpu0.l2cache.tags.total_refs 13593053 # Total number of references to valid blocks. 1695system.cpu0.l2cache.tags.sampled_refs 3763332 # Sample count of references to valid blocks. 1696system.cpu0.l2cache.tags.avg_refs 3.611973 # Average number of references to valid blocks. 1697system.cpu0.l2cache.tags.warmup_cycle 6997709500 # Cycle when the warmup percentage was hit. 1698system.cpu0.l2cache.tags.occ_blocks::writebacks 4266.822439 # Average occupied blocks per requestor 1699system.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker 59.073583 # Average occupied blocks per requestor 1700system.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker 61.998615 # Average occupied blocks per requestor 1701system.cpu0.l2cache.tags.occ_blocks::cpu0.inst 875.814301 # Average occupied blocks per requestor 1702system.cpu0.l2cache.tags.occ_blocks::cpu0.data 3003.067946 # Average occupied blocks per requestor 1703system.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher 8009.359846 # Average occupied blocks per requestor 1704system.cpu0.l2cache.tags.occ_percent::writebacks 0.260426 # Average percentage of cache occupancy 1705system.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker 0.003606 # Average percentage of cache occupancy 1706system.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker 0.003784 # Average percentage of cache occupancy 1707system.cpu0.l2cache.tags.occ_percent::cpu0.inst 0.053455 # Average percentage of cache occupancy 1708system.cpu0.l2cache.tags.occ_percent::cpu0.data 0.183293 # Average percentage of cache occupancy 1709system.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher 0.488853 # Average percentage of cache occupancy 1710system.cpu0.l2cache.tags.occ_percent::total 0.993417 # Average percentage of cache occupancy 1711system.cpu0.l2cache.tags.occ_task_id_blocks::1022 8909 # Occupied blocks per task id 1712system.cpu0.l2cache.tags.occ_task_id_blocks::1023 95 # Occupied blocks per task id 1713system.cpu0.l2cache.tags.occ_task_id_blocks::1024 7022 # Occupied blocks per task id 1714system.cpu0.l2cache.tags.age_task_id_blocks_1022::0 203 # Occupied blocks per task id 1715system.cpu0.l2cache.tags.age_task_id_blocks_1022::1 252 # Occupied blocks per task id 1716system.cpu0.l2cache.tags.age_task_id_blocks_1022::2 3635 # Occupied blocks per task id 1717system.cpu0.l2cache.tags.age_task_id_blocks_1022::3 3246 # Occupied blocks per task id 1718system.cpu0.l2cache.tags.age_task_id_blocks_1022::4 1573 # Occupied blocks per task id 1719system.cpu0.l2cache.tags.age_task_id_blocks_1023::0 2 # Occupied blocks per task id 1720system.cpu0.l2cache.tags.age_task_id_blocks_1023::1 11 # Occupied blocks per task id 1721system.cpu0.l2cache.tags.age_task_id_blocks_1023::2 72 # Occupied blocks per task id 1722system.cpu0.l2cache.tags.age_task_id_blocks_1023::3 6 # Occupied blocks per task id 1723system.cpu0.l2cache.tags.age_task_id_blocks_1023::4 4 # Occupied blocks per task id 1724system.cpu0.l2cache.tags.age_task_id_blocks_1024::0 112 # Occupied blocks per task id 1725system.cpu0.l2cache.tags.age_task_id_blocks_1024::1 759 # Occupied blocks per task id 1726system.cpu0.l2cache.tags.age_task_id_blocks_1024::2 2892 # Occupied blocks per task id 1727system.cpu0.l2cache.tags.age_task_id_blocks_1024::3 2491 # Occupied blocks per task id 1728system.cpu0.l2cache.tags.age_task_id_blocks_1024::4 768 # Occupied blocks per task id 1729system.cpu0.l2cache.tags.occ_task_id_percent::1022 0.543762 # Percentage of cache occupancy per task id 1730system.cpu0.l2cache.tags.occ_task_id_percent::1023 0.005798 # Percentage of cache occupancy per task id 1731system.cpu0.l2cache.tags.occ_task_id_percent::1024 0.428589 # Percentage of cache occupancy per task id 1732system.cpu0.l2cache.tags.tag_accesses 294843936 # Number of tag accesses 1733system.cpu0.l2cache.tags.data_accesses 294843936 # Number of data accesses 1734system.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker 600493 # number of ReadReq hits 1735system.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker 179726 # number of ReadReq hits 1736system.cpu0.l2cache.ReadReq_hits::cpu0.inst 6257574 # number of ReadReq hits 1737system.cpu0.l2cache.ReadReq_hits::cpu0.data 3196043 # number of ReadReq hits 1738system.cpu0.l2cache.ReadReq_hits::total 10233836 # number of ReadReq hits 1739system.cpu0.l2cache.Writeback_hits::writebacks 3548335 # number of Writeback hits 1740system.cpu0.l2cache.Writeback_hits::total 3548335 # number of Writeback hits 1741system.cpu0.l2cache.UpgradeReq_hits::cpu0.data 119384 # number of UpgradeReq hits 1742system.cpu0.l2cache.UpgradeReq_hits::total 119384 # number of UpgradeReq hits 1743system.cpu0.l2cache.SCUpgradeReq_hits::cpu0.data 38955 # number of SCUpgradeReq hits 1744system.cpu0.l2cache.SCUpgradeReq_hits::total 38955 # number of SCUpgradeReq hits 1745system.cpu0.l2cache.ReadExReq_hits::cpu0.data 985595 # number of ReadExReq hits 1746system.cpu0.l2cache.ReadExReq_hits::total 985595 # number of ReadExReq hits 1747system.cpu0.l2cache.demand_hits::cpu0.dtb.walker 600493 # number of demand (read+write) hits 1748system.cpu0.l2cache.demand_hits::cpu0.itb.walker 179726 # number of demand (read+write) hits 1749system.cpu0.l2cache.demand_hits::cpu0.inst 6257574 # number of demand (read+write) hits 1750system.cpu0.l2cache.demand_hits::cpu0.data 4181638 # number of demand (read+write) hits 1751system.cpu0.l2cache.demand_hits::total 11219431 # number of demand (read+write) hits 1752system.cpu0.l2cache.overall_hits::cpu0.dtb.walker 600493 # number of overall hits 1753system.cpu0.l2cache.overall_hits::cpu0.itb.walker 179726 # number of overall hits 1754system.cpu0.l2cache.overall_hits::cpu0.inst 6257574 # number of overall hits 1755system.cpu0.l2cache.overall_hits::cpu0.data 4181638 # number of overall hits 1756system.cpu0.l2cache.overall_hits::total 11219431 # number of overall hits 1757system.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker 16370 # number of ReadReq misses 1758system.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker 12947 # number of ReadReq misses 1759system.cpu0.l2cache.ReadReq_misses::cpu0.inst 246684 # number of ReadReq misses 1760system.cpu0.l2cache.ReadReq_misses::cpu0.data 1202213 # number of ReadReq misses 1761system.cpu0.l2cache.ReadReq_misses::total 1478214 # number of ReadReq misses 1762system.cpu0.l2cache.Writeback_misses::writebacks 9 # number of Writeback misses 1763system.cpu0.l2cache.Writeback_misses::total 9 # number of Writeback misses 1764system.cpu0.l2cache.UpgradeReq_misses::cpu0.data 131869 # number of UpgradeReq misses 1765system.cpu0.l2cache.UpgradeReq_misses::total 131869 # number of UpgradeReq misses 1766system.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data 175118 # number of SCUpgradeReq misses 1767system.cpu0.l2cache.SCUpgradeReq_misses::total 175118 # number of SCUpgradeReq misses 1768system.cpu0.l2cache.SCUpgradeFailReq_misses::cpu0.data 18 # number of SCUpgradeFailReq misses 1769system.cpu0.l2cache.SCUpgradeFailReq_misses::total 18 # number of SCUpgradeFailReq misses 1770system.cpu0.l2cache.ReadExReq_misses::cpu0.data 304338 # number of ReadExReq misses 1771system.cpu0.l2cache.ReadExReq_misses::total 304338 # number of ReadExReq misses 1772system.cpu0.l2cache.demand_misses::cpu0.dtb.walker 16370 # number of demand (read+write) misses 1773system.cpu0.l2cache.demand_misses::cpu0.itb.walker 12947 # number of demand (read+write) misses 1774system.cpu0.l2cache.demand_misses::cpu0.inst 246684 # number of demand (read+write) misses 1775system.cpu0.l2cache.demand_misses::cpu0.data 1506551 # number of demand (read+write) misses 1776system.cpu0.l2cache.demand_misses::total 1782552 # number of demand (read+write) misses 1777system.cpu0.l2cache.overall_misses::cpu0.dtb.walker 16370 # number of overall misses 1778system.cpu0.l2cache.overall_misses::cpu0.itb.walker 12947 # number of overall misses 1779system.cpu0.l2cache.overall_misses::cpu0.inst 246684 # number of overall misses 1780system.cpu0.l2cache.overall_misses::cpu0.data 1506551 # number of overall misses 1781system.cpu0.l2cache.overall_misses::total 1782552 # number of overall misses 1782system.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker 782711292 # number of ReadReq miss cycles 1783system.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker 885174343 # number of ReadReq miss cycles 1784system.cpu0.l2cache.ReadReq_miss_latency::cpu0.inst 6713721698 # number of ReadReq miss cycles 1785system.cpu0.l2cache.ReadReq_miss_latency::cpu0.data 44470699734 # number of ReadReq miss cycles 1786system.cpu0.l2cache.ReadReq_miss_latency::total 52852307067 # number of ReadReq miss cycles 1787system.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data 2670586208 # number of UpgradeReq miss cycles 1788system.cpu0.l2cache.UpgradeReq_miss_latency::total 2670586208 # number of UpgradeReq miss cycles 1789system.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data 3556484886 # number of SCUpgradeReq miss cycles 1790system.cpu0.l2cache.SCUpgradeReq_miss_latency::total 3556484886 # number of SCUpgradeReq miss cycles 1791system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data 3931499 # number of SCUpgradeFailReq miss cycles 1792system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total 3931499 # number of SCUpgradeFailReq miss cycles 1793system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data 15577643529 # number of ReadExReq miss cycles 1794system.cpu0.l2cache.ReadExReq_miss_latency::total 15577643529 # number of ReadExReq miss cycles 1795system.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker 782711292 # number of demand (read+write) miss cycles 1796system.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker 885174343 # number of demand (read+write) miss cycles 1797system.cpu0.l2cache.demand_miss_latency::cpu0.inst 6713721698 # number of demand (read+write) miss cycles 1798system.cpu0.l2cache.demand_miss_latency::cpu0.data 60048343263 # number of demand (read+write) miss cycles 1799system.cpu0.l2cache.demand_miss_latency::total 68429950596 # number of demand (read+write) miss cycles 1800system.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker 782711292 # number of overall miss cycles 1801system.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker 885174343 # number of overall miss cycles 1802system.cpu0.l2cache.overall_miss_latency::cpu0.inst 6713721698 # number of overall miss cycles 1803system.cpu0.l2cache.overall_miss_latency::cpu0.data 60048343263 # number of overall miss cycles 1804system.cpu0.l2cache.overall_miss_latency::total 68429950596 # number of overall miss cycles 1805system.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker 616863 # number of ReadReq accesses(hits+misses) 1806system.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker 192673 # number of ReadReq accesses(hits+misses) 1807system.cpu0.l2cache.ReadReq_accesses::cpu0.inst 6504258 # number of ReadReq accesses(hits+misses) 1808system.cpu0.l2cache.ReadReq_accesses::cpu0.data 4398256 # number of ReadReq accesses(hits+misses) 1809system.cpu0.l2cache.ReadReq_accesses::total 11712050 # number of ReadReq accesses(hits+misses) 1810system.cpu0.l2cache.Writeback_accesses::writebacks 3548344 # number of Writeback accesses(hits+misses) 1811system.cpu0.l2cache.Writeback_accesses::total 3548344 # number of Writeback accesses(hits+misses) 1812system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data 251253 # number of UpgradeReq accesses(hits+misses) 1813system.cpu0.l2cache.UpgradeReq_accesses::total 251253 # number of UpgradeReq accesses(hits+misses) 1814system.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data 214073 # number of SCUpgradeReq accesses(hits+misses) 1815system.cpu0.l2cache.SCUpgradeReq_accesses::total 214073 # number of SCUpgradeReq accesses(hits+misses) 1816system.cpu0.l2cache.SCUpgradeFailReq_accesses::cpu0.data 18 # number of SCUpgradeFailReq accesses(hits+misses) 1817system.cpu0.l2cache.SCUpgradeFailReq_accesses::total 18 # number of SCUpgradeFailReq accesses(hits+misses) 1818system.cpu0.l2cache.ReadExReq_accesses::cpu0.data 1289933 # number of ReadExReq accesses(hits+misses) 1819system.cpu0.l2cache.ReadExReq_accesses::total 1289933 # number of ReadExReq accesses(hits+misses) 1820system.cpu0.l2cache.demand_accesses::cpu0.dtb.walker 616863 # number of demand (read+write) accesses 1821system.cpu0.l2cache.demand_accesses::cpu0.itb.walker 192673 # number of demand (read+write) accesses 1822system.cpu0.l2cache.demand_accesses::cpu0.inst 6504258 # number of demand (read+write) accesses 1823system.cpu0.l2cache.demand_accesses::cpu0.data 5688189 # number of demand (read+write) accesses 1824system.cpu0.l2cache.demand_accesses::total 13001983 # number of demand (read+write) accesses 1825system.cpu0.l2cache.overall_accesses::cpu0.dtb.walker 616863 # number of overall (read+write) accesses 1826system.cpu0.l2cache.overall_accesses::cpu0.itb.walker 192673 # number of overall (read+write) accesses 1827system.cpu0.l2cache.overall_accesses::cpu0.inst 6504258 # number of overall (read+write) accesses 1828system.cpu0.l2cache.overall_accesses::cpu0.data 5688189 # number of overall (read+write) accesses 1829system.cpu0.l2cache.overall_accesses::total 13001983 # number of overall (read+write) accesses 1830system.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker 0.026537 # miss rate for ReadReq accesses 1831system.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker 0.067197 # miss rate for ReadReq accesses 1832system.cpu0.l2cache.ReadReq_miss_rate::cpu0.inst 0.037927 # miss rate for ReadReq accesses 1833system.cpu0.l2cache.ReadReq_miss_rate::cpu0.data 0.273339 # miss rate for ReadReq accesses 1834system.cpu0.l2cache.ReadReq_miss_rate::total 0.126213 # miss rate for ReadReq accesses 1835system.cpu0.l2cache.Writeback_miss_rate::writebacks 0.000003 # miss rate for Writeback accesses 1836system.cpu0.l2cache.Writeback_miss_rate::total 0.000003 # miss rate for Writeback accesses 1837system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data 0.524845 # miss rate for UpgradeReq accesses 1838system.cpu0.l2cache.UpgradeReq_miss_rate::total 0.524845 # miss rate for UpgradeReq accesses 1839system.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data 0.818029 # miss rate for SCUpgradeReq accesses 1840system.cpu0.l2cache.SCUpgradeReq_miss_rate::total 0.818029 # miss rate for SCUpgradeReq accesses 1841system.cpu0.l2cache.SCUpgradeFailReq_miss_rate::cpu0.data 1 # miss rate for SCUpgradeFailReq accesses 1842system.cpu0.l2cache.SCUpgradeFailReq_miss_rate::total 1 # miss rate for SCUpgradeFailReq accesses 1843system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data 0.235933 # miss rate for ReadExReq accesses 1844system.cpu0.l2cache.ReadExReq_miss_rate::total 0.235933 # miss rate for ReadExReq accesses 1845system.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker 0.026537 # miss rate for demand accesses 1846system.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker 0.067197 # miss rate for demand accesses 1847system.cpu0.l2cache.demand_miss_rate::cpu0.inst 0.037927 # miss rate for demand accesses 1848system.cpu0.l2cache.demand_miss_rate::cpu0.data 0.264856 # miss rate for demand accesses 1849system.cpu0.l2cache.demand_miss_rate::total 0.137098 # miss rate for demand accesses 1850system.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker 0.026537 # miss rate for overall accesses 1851system.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker 0.067197 # miss rate for overall accesses 1852system.cpu0.l2cache.overall_miss_rate::cpu0.inst 0.037927 # miss rate for overall accesses 1853system.cpu0.l2cache.overall_miss_rate::cpu0.data 0.264856 # miss rate for overall accesses 1854system.cpu0.l2cache.overall_miss_rate::total 0.137098 # miss rate for overall accesses 1855system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 47813.762492 # average ReadReq miss latency 1856system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 68369.069514 # average ReadReq miss latency 1857system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.inst 27215.878200 # average ReadReq miss latency 1858system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.data 36990.699430 # average ReadReq miss latency 1859system.cpu0.l2cache.ReadReq_avg_miss_latency::total 35754.164869 # average ReadReq miss latency 1860system.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data 20251.812086 # average UpgradeReq miss latency 1861system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 20251.812086 # average UpgradeReq miss latency 1862system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data 20309.076657 # average SCUpgradeReq miss latency 1863system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total 20309.076657 # average SCUpgradeReq miss latency 1864system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu0.data 218416.611111 # average SCUpgradeFailReq miss latency 1865system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::total 218416.611111 # average SCUpgradeFailReq miss latency 1866system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 51185.338436 # average ReadExReq miss latency 1867system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 51185.338436 # average ReadExReq miss latency 1868system.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 47813.762492 # average overall miss latency 1869system.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 68369.069514 # average overall miss latency 1870system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 27215.878200 # average overall miss latency 1871system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 39858.154993 # average overall miss latency 1872system.cpu0.l2cache.demand_avg_miss_latency::total 38388.754211 # average overall miss latency 1873system.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 47813.762492 # average overall miss latency 1874system.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 68369.069514 # average overall miss latency 1875system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 27215.878200 # average overall miss latency 1876system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 39858.154993 # average overall miss latency 1877system.cpu0.l2cache.overall_avg_miss_latency::total 38388.754211 # average overall miss latency 1878system.cpu0.l2cache.blocked_cycles::no_mshrs 218783 # number of cycles access was blocked 1879system.cpu0.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 1880system.cpu0.l2cache.blocked::no_mshrs 9480 # number of cycles access was blocked 1881system.cpu0.l2cache.blocked::no_targets 0 # number of cycles access was blocked 1882system.cpu0.l2cache.avg_blocked_cycles::no_mshrs 23.078376 # average number of cycles each access was blocked 1883system.cpu0.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 1884system.cpu0.l2cache.fast_writes 0 # number of fast writes performed 1885system.cpu0.l2cache.cache_copies 0 # number of cache copies performed 1886system.cpu0.l2cache.writebacks::writebacks 1237814 # number of writebacks 1887system.cpu0.l2cache.writebacks::total 1237814 # number of writebacks 1888system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.dtb.walker 1 # number of ReadReq MSHR hits 1889system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.itb.walker 175 # number of ReadReq MSHR hits 1890system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.inst 63962 # number of ReadReq MSHR hits 1891system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.data 31981 # number of ReadReq MSHR hits 1892system.cpu0.l2cache.ReadReq_mshr_hits::total 96119 # number of ReadReq MSHR hits 1893system.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data 46326 # number of ReadExReq MSHR hits 1894system.cpu0.l2cache.ReadExReq_mshr_hits::total 46326 # number of ReadExReq MSHR hits 1895system.cpu0.l2cache.demand_mshr_hits::cpu0.dtb.walker 1 # number of demand (read+write) MSHR hits 1896system.cpu0.l2cache.demand_mshr_hits::cpu0.itb.walker 175 # number of demand (read+write) MSHR hits 1897system.cpu0.l2cache.demand_mshr_hits::cpu0.inst 63962 # number of demand (read+write) MSHR hits 1898system.cpu0.l2cache.demand_mshr_hits::cpu0.data 78307 # number of demand (read+write) MSHR hits 1899system.cpu0.l2cache.demand_mshr_hits::total 142445 # number of demand (read+write) MSHR hits 1900system.cpu0.l2cache.overall_mshr_hits::cpu0.dtb.walker 1 # number of overall MSHR hits 1901system.cpu0.l2cache.overall_mshr_hits::cpu0.itb.walker 175 # number of overall MSHR hits 1902system.cpu0.l2cache.overall_mshr_hits::cpu0.inst 63962 # number of overall MSHR hits 1903system.cpu0.l2cache.overall_mshr_hits::cpu0.data 78307 # number of overall MSHR hits 1904system.cpu0.l2cache.overall_mshr_hits::total 142445 # number of overall MSHR hits 1905system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker 16369 # number of ReadReq MSHR misses 1906system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker 12772 # number of ReadReq MSHR misses 1907system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.inst 182722 # number of ReadReq MSHR misses 1908system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.data 1170232 # number of ReadReq MSHR misses 1909system.cpu0.l2cache.ReadReq_mshr_misses::total 1382095 # number of ReadReq MSHR misses 1910system.cpu0.l2cache.Writeback_mshr_misses::writebacks 9 # number of Writeback MSHR misses 1911system.cpu0.l2cache.Writeback_mshr_misses::total 9 # number of Writeback MSHR misses 1912system.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher 2973803 # number of HardPFReq MSHR misses 1913system.cpu0.l2cache.HardPFReq_mshr_misses::total 2973803 # number of HardPFReq MSHR misses 1914system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data 131869 # number of UpgradeReq MSHR misses 1915system.cpu0.l2cache.UpgradeReq_mshr_misses::total 131869 # number of UpgradeReq MSHR misses 1916system.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data 175118 # number of SCUpgradeReq MSHR misses 1917system.cpu0.l2cache.SCUpgradeReq_mshr_misses::total 175118 # number of SCUpgradeReq MSHR misses 1918system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::cpu0.data 18 # number of SCUpgradeFailReq MSHR misses 1919system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::total 18 # number of SCUpgradeFailReq MSHR misses 1920system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data 258012 # number of ReadExReq MSHR misses 1921system.cpu0.l2cache.ReadExReq_mshr_misses::total 258012 # number of ReadExReq MSHR misses 1922system.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker 16369 # number of demand (read+write) MSHR misses 1923system.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker 12772 # number of demand (read+write) MSHR misses 1924system.cpu0.l2cache.demand_mshr_misses::cpu0.inst 182722 # number of demand (read+write) MSHR misses 1925system.cpu0.l2cache.demand_mshr_misses::cpu0.data 1428244 # number of demand (read+write) MSHR misses 1926system.cpu0.l2cache.demand_mshr_misses::total 1640107 # number of demand (read+write) MSHR misses 1927system.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker 16369 # number of overall MSHR misses 1928system.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker 12772 # number of overall MSHR misses 1929system.cpu0.l2cache.overall_mshr_misses::cpu0.inst 182722 # number of overall MSHR misses 1930system.cpu0.l2cache.overall_mshr_misses::cpu0.data 1428244 # number of overall MSHR misses 1931system.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher 2973803 # number of overall MSHR misses 1932system.cpu0.l2cache.overall_mshr_misses::total 4613910 # number of overall MSHR misses 1933system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker 666806046 # number of ReadReq MSHR miss cycles 1934system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker 787298272 # number of ReadReq MSHR miss cycles 1935system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.inst 4308962053 # number of ReadReq MSHR miss cycles 1936system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.data 35252745968 # number of ReadReq MSHR miss cycles 1937system.cpu0.l2cache.ReadReq_mshr_miss_latency::total 41015812339 # number of ReadReq MSHR miss cycles 1938system.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher 105871670375 # number of HardPFReq MSHR miss cycles 1939system.cpu0.l2cache.HardPFReq_mshr_miss_latency::total 105871670375 # number of HardPFReq MSHR miss cycles 1940system.cpu0.l2cache.WriteInvalidateReq_mshr_miss_latency::cpu0.data 49106078519 # number of WriteInvalidateReq MSHR miss cycles 1941system.cpu0.l2cache.WriteInvalidateReq_mshr_miss_latency::total 49106078519 # number of WriteInvalidateReq MSHR miss cycles 1942system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data 2297414257 # number of UpgradeReq MSHR miss cycles 1943system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total 2297414257 # number of UpgradeReq MSHR miss cycles 1944system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data 2423172140 # number of SCUpgradeReq MSHR miss cycles 1945system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total 2423172140 # number of SCUpgradeReq MSHR miss cycles 1946system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data 3259499 # number of SCUpgradeFailReq MSHR miss cycles 1947system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 3259499 # number of SCUpgradeFailReq MSHR miss cycles 1948system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data 10568500938 # number of ReadExReq MSHR miss cycles 1949system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 10568500938 # number of ReadExReq MSHR miss cycles 1950system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker 666806046 # number of demand (read+write) MSHR miss cycles 1951system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker 787298272 # number of demand (read+write) MSHR miss cycles 1952system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst 4308962053 # number of demand (read+write) MSHR miss cycles 1953system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data 45821246906 # number of demand (read+write) MSHR miss cycles 1954system.cpu0.l2cache.demand_mshr_miss_latency::total 51584313277 # number of demand (read+write) MSHR miss cycles 1955system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker 666806046 # number of overall MSHR miss cycles 1956system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker 787298272 # number of overall MSHR miss cycles 1957system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst 4308962053 # number of overall MSHR miss cycles 1958system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data 45821246906 # number of overall MSHR miss cycles 1959system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 105871670375 # number of overall MSHR miss cycles 1960system.cpu0.l2cache.overall_mshr_miss_latency::total 157455983652 # number of overall MSHR miss cycles 1961system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.inst 1519173000 # number of ReadReq MSHR uncacheable cycles 1962system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data 5544879586 # number of ReadReq MSHR uncacheable cycles 1963system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total 7064052586 # number of ReadReq MSHR uncacheable cycles 1964system.cpu0.l2cache.WriteReq_mshr_uncacheable_latency::cpu0.data 5346512529 # number of WriteReq MSHR uncacheable cycles 1965system.cpu0.l2cache.WriteReq_mshr_uncacheable_latency::total 5346512529 # number of WriteReq MSHR uncacheable cycles 1966system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.inst 1519173000 # number of overall MSHR uncacheable cycles 1967system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data 10891392115 # number of overall MSHR uncacheable cycles 1968system.cpu0.l2cache.overall_mshr_uncacheable_latency::total 12410565115 # number of overall MSHR uncacheable cycles 1969system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.026536 # mshr miss rate for ReadReq accesses 1970system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.066288 # mshr miss rate for ReadReq accesses 1971system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.inst 0.028093 # mshr miss rate for ReadReq accesses 1972system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.data 0.266067 # mshr miss rate for ReadReq accesses 1973system.cpu0.l2cache.ReadReq_mshr_miss_rate::total 0.118006 # mshr miss rate for ReadReq accesses 1974system.cpu0.l2cache.Writeback_mshr_miss_rate::writebacks 0.000003 # mshr miss rate for Writeback accesses 1975system.cpu0.l2cache.Writeback_mshr_miss_rate::total 0.000003 # mshr miss rate for Writeback accesses 1976system.cpu0.l2cache.HardPFReq_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 1977system.cpu0.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses 1978system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data 0.524845 # mshr miss rate for UpgradeReq accesses 1979system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total 0.524845 # mshr miss rate for UpgradeReq accesses 1980system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.818029 # mshr miss rate for SCUpgradeReq accesses 1981system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.818029 # mshr miss rate for SCUpgradeReq accesses 1982system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu0.data 1 # mshr miss rate for SCUpgradeFailReq accesses 1983system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeFailReq accesses 1984system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data 0.200020 # mshr miss rate for ReadExReq accesses 1985system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total 0.200020 # mshr miss rate for ReadExReq accesses 1986system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker 0.026536 # mshr miss rate for demand accesses 1987system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker 0.066288 # mshr miss rate for demand accesses 1988system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst 0.028093 # mshr miss rate for demand accesses 1989system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data 0.251089 # mshr miss rate for demand accesses 1990system.cpu0.l2cache.demand_mshr_miss_rate::total 0.126143 # mshr miss rate for demand accesses 1991system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker 0.026536 # mshr miss rate for overall accesses 1992system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker 0.066288 # mshr miss rate for overall accesses 1993system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst 0.028093 # mshr miss rate for overall accesses 1994system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data 0.251089 # mshr miss rate for overall accesses 1995system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for overall accesses 1996system.cpu0.l2cache.overall_mshr_miss_rate::total 0.354862 # mshr miss rate for overall accesses 1997system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 40735.906042 # average ReadReq mshr miss latency 1998system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 61642.520514 # average ReadReq mshr miss latency 1999system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.inst 23582.064847 # average ReadReq mshr miss latency 2000system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.data 30124.578689 # average ReadReq mshr miss latency 2001system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 29676.550699 # average ReadReq mshr miss latency 2002system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 35601.440437 # average HardPFReq mshr miss latency 2003system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 35601.440437 # average HardPFReq mshr miss latency 2004system.cpu0.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::cpu0.data inf # average WriteInvalidateReq mshr miss latency 2005system.cpu0.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::total inf # average WriteInvalidateReq mshr miss latency 2006system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17421.943421 # average UpgradeReq mshr miss latency 2007system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 17421.943421 # average UpgradeReq mshr miss latency 2008system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 13837.367604 # average SCUpgradeReq mshr miss latency 2009system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 13837.367604 # average SCUpgradeReq mshr miss latency 2010system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu0.data 181083.277778 # average SCUpgradeFailReq mshr miss latency 2011system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 181083.277778 # average SCUpgradeFailReq mshr miss latency 2012system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 40961.276755 # average ReadExReq mshr miss latency 2013system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 40961.276755 # average ReadExReq mshr miss latency 2014system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 40735.906042 # average overall mshr miss latency 2015system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 61642.520514 # average overall mshr miss latency 2016system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 23582.064847 # average overall mshr miss latency 2017system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 32082.226080 # average overall mshr miss latency 2018system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 31451.797521 # average overall mshr miss latency 2019system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 40735.906042 # average overall mshr miss latency 2020system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 61642.520514 # average overall mshr miss latency 2021system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 23582.064847 # average overall mshr miss latency 2022system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 32082.226080 # average overall mshr miss latency 2023system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 35601.440437 # average overall mshr miss latency 2024system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 34126.366499 # average overall mshr miss latency 2025system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency 2026system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency 2027system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 2028system.cpu0.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency 2029system.cpu0.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 2030system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency 2031system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency 2032system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 2033system.cpu0.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 2034system.cpu0.dcache.tags.replacements 6421778 # number of replacements 2035system.cpu0.dcache.tags.tagsinuse 503.783649 # Cycle average of tags in use 2036system.cpu0.dcache.tags.total_refs 165065902 # Total number of references to valid blocks. 2037system.cpu0.dcache.tags.sampled_refs 6422290 # Sample count of references to valid blocks. 2038system.cpu0.dcache.tags.avg_refs 25.702032 # Average number of references to valid blocks. 2039system.cpu0.dcache.tags.warmup_cycle 1750084500 # Cycle when the warmup percentage was hit. 2040system.cpu0.dcache.tags.occ_blocks::cpu0.data 503.783649 # Average occupied blocks per requestor 2041system.cpu0.dcache.tags.occ_percent::cpu0.data 0.983952 # Average percentage of cache occupancy 2042system.cpu0.dcache.tags.occ_percent::total 0.983952 # Average percentage of cache occupancy 2043system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 2044system.cpu0.dcache.tags.age_task_id_blocks_1024::0 130 # Occupied blocks per task id 2045system.cpu0.dcache.tags.age_task_id_blocks_1024::1 320 # Occupied blocks per task id 2046system.cpu0.dcache.tags.age_task_id_blocks_1024::2 62 # Occupied blocks per task id 2047system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 2048system.cpu0.dcache.tags.tag_accesses 369226254 # Number of tag accesses 2049system.cpu0.dcache.tags.data_accesses 369226254 # Number of data accesses 2050system.cpu0.dcache.ReadReq_hits::cpu0.data 86280065 # number of ReadReq hits 2051system.cpu0.dcache.ReadReq_hits::total 86280065 # number of ReadReq hits 2052system.cpu0.dcache.WriteReq_hits::cpu0.data 73574281 # number of WriteReq hits 2053system.cpu0.dcache.WriteReq_hits::total 73574281 # number of WriteReq hits 2054system.cpu0.dcache.SoftPFReq_hits::cpu0.data 230862 # number of SoftPFReq hits 2055system.cpu0.dcache.SoftPFReq_hits::total 230862 # number of SoftPFReq hits 2056system.cpu0.dcache.WriteInvalidateReq_hits::cpu0.data 1040668 # number of WriteInvalidateReq hits 2057system.cpu0.dcache.WriteInvalidateReq_hits::total 1040668 # number of WriteInvalidateReq hits 2058system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 1948592 # number of LoadLockedReq hits 2059system.cpu0.dcache.LoadLockedReq_hits::total 1948592 # number of LoadLockedReq hits 2060system.cpu0.dcache.StoreCondReq_hits::cpu0.data 1987329 # number of StoreCondReq hits 2061system.cpu0.dcache.StoreCondReq_hits::total 1987329 # number of StoreCondReq hits 2062system.cpu0.dcache.demand_hits::cpu0.data 159854346 # number of demand (read+write) hits 2063system.cpu0.dcache.demand_hits::total 159854346 # number of demand (read+write) hits 2064system.cpu0.dcache.overall_hits::cpu0.data 160085208 # number of overall hits 2065system.cpu0.dcache.overall_hits::total 160085208 # number of overall hits 2066system.cpu0.dcache.ReadReq_misses::cpu0.data 7331765 # number of ReadReq misses 2067system.cpu0.dcache.ReadReq_misses::total 7331765 # number of ReadReq misses 2068system.cpu0.dcache.WriteReq_misses::cpu0.data 7708797 # number of WriteReq misses 2069system.cpu0.dcache.WriteReq_misses::total 7708797 # number of WriteReq misses 2070system.cpu0.dcache.SoftPFReq_misses::cpu0.data 740087 # number of SoftPFReq misses 2071system.cpu0.dcache.SoftPFReq_misses::total 740087 # number of SoftPFReq misses 2072system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 294779 # number of LoadLockedReq misses 2073system.cpu0.dcache.LoadLockedReq_misses::total 294779 # number of LoadLockedReq misses 2074system.cpu0.dcache.StoreCondReq_misses::cpu0.data 214098 # number of StoreCondReq misses 2075system.cpu0.dcache.StoreCondReq_misses::total 214098 # number of StoreCondReq misses 2076system.cpu0.dcache.demand_misses::cpu0.data 15040562 # number of demand (read+write) misses 2077system.cpu0.dcache.demand_misses::total 15040562 # number of demand (read+write) misses 2078system.cpu0.dcache.overall_misses::cpu0.data 15780649 # number of overall misses 2079system.cpu0.dcache.overall_misses::total 15780649 # number of overall misses 2080system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 115068880578 # number of ReadReq miss cycles 2081system.cpu0.dcache.ReadReq_miss_latency::total 115068880578 # number of ReadReq miss cycles 2082system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 135208359707 # number of WriteReq miss cycles 2083system.cpu0.dcache.WriteReq_miss_latency::total 135208359707 # number of WriteReq miss cycles 2084system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 4223400082 # number of LoadLockedReq miss cycles 2085system.cpu0.dcache.LoadLockedReq_miss_latency::total 4223400082 # number of LoadLockedReq miss cycles 2086system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 4534810216 # number of StoreCondReq miss cycles 2087system.cpu0.dcache.StoreCondReq_miss_latency::total 4534810216 # number of StoreCondReq miss cycles 2088system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data 4219500 # number of StoreCondFailReq miss cycles 2089system.cpu0.dcache.StoreCondFailReq_miss_latency::total 4219500 # number of StoreCondFailReq miss cycles 2090system.cpu0.dcache.demand_miss_latency::cpu0.data 250277240285 # number of demand (read+write) miss cycles 2091system.cpu0.dcache.demand_miss_latency::total 250277240285 # number of demand (read+write) miss cycles 2092system.cpu0.dcache.overall_miss_latency::cpu0.data 250277240285 # number of overall miss cycles 2093system.cpu0.dcache.overall_miss_latency::total 250277240285 # number of overall miss cycles 2094system.cpu0.dcache.ReadReq_accesses::cpu0.data 93611830 # number of ReadReq accesses(hits+misses) 2095system.cpu0.dcache.ReadReq_accesses::total 93611830 # number of ReadReq accesses(hits+misses) 2096system.cpu0.dcache.WriteReq_accesses::cpu0.data 81283078 # number of WriteReq accesses(hits+misses) 2097system.cpu0.dcache.WriteReq_accesses::total 81283078 # number of WriteReq accesses(hits+misses) 2098system.cpu0.dcache.SoftPFReq_accesses::cpu0.data 970949 # number of SoftPFReq accesses(hits+misses) 2099system.cpu0.dcache.SoftPFReq_accesses::total 970949 # number of SoftPFReq accesses(hits+misses) 2100system.cpu0.dcache.WriteInvalidateReq_accesses::cpu0.data 1040668 # number of WriteInvalidateReq accesses(hits+misses) 2101system.cpu0.dcache.WriteInvalidateReq_accesses::total 1040668 # number of WriteInvalidateReq accesses(hits+misses) 2102system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 2243371 # number of LoadLockedReq accesses(hits+misses) 2103system.cpu0.dcache.LoadLockedReq_accesses::total 2243371 # number of LoadLockedReq accesses(hits+misses) 2104system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 2201427 # number of StoreCondReq accesses(hits+misses) 2105system.cpu0.dcache.StoreCondReq_accesses::total 2201427 # number of StoreCondReq accesses(hits+misses) 2106system.cpu0.dcache.demand_accesses::cpu0.data 174894908 # number of demand (read+write) accesses 2107system.cpu0.dcache.demand_accesses::total 174894908 # number of demand (read+write) accesses 2108system.cpu0.dcache.overall_accesses::cpu0.data 175865857 # number of overall (read+write) accesses 2109system.cpu0.dcache.overall_accesses::total 175865857 # number of overall (read+write) accesses 2110system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.078321 # miss rate for ReadReq accesses 2111system.cpu0.dcache.ReadReq_miss_rate::total 0.078321 # miss rate for ReadReq accesses 2112system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.094839 # miss rate for WriteReq accesses 2113system.cpu0.dcache.WriteReq_miss_rate::total 0.094839 # miss rate for WriteReq accesses 2114system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.762231 # miss rate for SoftPFReq accesses 2115system.cpu0.dcache.SoftPFReq_miss_rate::total 0.762231 # miss rate for SoftPFReq accesses 2116system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.131400 # miss rate for LoadLockedReq accesses 2117system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.131400 # miss rate for LoadLockedReq accesses 2118system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.097254 # miss rate for StoreCondReq accesses 2119system.cpu0.dcache.StoreCondReq_miss_rate::total 0.097254 # miss rate for StoreCondReq accesses 2120system.cpu0.dcache.demand_miss_rate::cpu0.data 0.085998 # miss rate for demand accesses 2121system.cpu0.dcache.demand_miss_rate::total 0.085998 # miss rate for demand accesses 2122system.cpu0.dcache.overall_miss_rate::cpu0.data 0.089731 # miss rate for overall accesses 2123system.cpu0.dcache.overall_miss_rate::total 0.089731 # miss rate for overall accesses 2124system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 15694.567485 # average ReadReq miss latency 2125system.cpu0.dcache.ReadReq_avg_miss_latency::total 15694.567485 # average ReadReq miss latency 2126system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 17539.488938 # average WriteReq miss latency 2127system.cpu0.dcache.WriteReq_avg_miss_latency::total 17539.488938 # average WriteReq miss latency 2128system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14327.343814 # average LoadLockedReq miss latency 2129system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14327.343814 # average LoadLockedReq miss latency 2130system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 21181.002233 # average StoreCondReq miss latency 2131system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 21181.002233 # average StoreCondReq miss latency 2132system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data inf # average StoreCondFailReq miss latency 2133system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency 2134system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 16640.152162 # average overall miss latency 2135system.cpu0.dcache.demand_avg_miss_latency::total 16640.152162 # average overall miss latency 2136system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 15859.755849 # average overall miss latency 2137system.cpu0.dcache.overall_avg_miss_latency::total 15859.755849 # average overall miss latency 2138system.cpu0.dcache.blocked_cycles::no_mshrs 17082084 # number of cycles access was blocked 2139system.cpu0.dcache.blocked_cycles::no_targets 19003690 # number of cycles access was blocked 2140system.cpu0.dcache.blocked::no_mshrs 950552 # number of cycles access was blocked 2141system.cpu0.dcache.blocked::no_targets 748671 # number of cycles access was blocked 2142system.cpu0.dcache.avg_blocked_cycles::no_mshrs 17.970699 # average number of cycles each access was blocked 2143system.cpu0.dcache.avg_blocked_cycles::no_targets 25.383232 # average number of cycles each access was blocked 2144system.cpu0.dcache.fast_writes 1040668 # number of fast writes performed 2145system.cpu0.dcache.cache_copies 0 # number of cache copies performed 2146system.cpu0.dcache.writebacks::writebacks 3548346 # number of writebacks 2147system.cpu0.dcache.writebacks::total 3548346 # number of writebacks 2148system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 3808172 # number of ReadReq MSHR hits 2149system.cpu0.dcache.ReadReq_mshr_hits::total 3808172 # number of ReadReq MSHR hits 2150system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 6155071 # number of WriteReq MSHR hits 2151system.cpu0.dcache.WriteReq_mshr_hits::total 6155071 # number of WriteReq MSHR hits 2152system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 150940 # number of LoadLockedReq MSHR hits 2153system.cpu0.dcache.LoadLockedReq_mshr_hits::total 150940 # number of LoadLockedReq MSHR hits 2154system.cpu0.dcache.demand_mshr_hits::cpu0.data 9963243 # number of demand (read+write) MSHR hits 2155system.cpu0.dcache.demand_mshr_hits::total 9963243 # number of demand (read+write) MSHR hits 2156system.cpu0.dcache.overall_mshr_hits::cpu0.data 9963243 # number of overall MSHR hits 2157system.cpu0.dcache.overall_mshr_hits::total 9963243 # number of overall MSHR hits 2158system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 3523593 # number of ReadReq MSHR misses 2159system.cpu0.dcache.ReadReq_mshr_misses::total 3523593 # number of ReadReq MSHR misses 2160system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 1532184 # number of WriteReq MSHR misses 2161system.cpu0.dcache.WriteReq_mshr_misses::total 1532184 # number of WriteReq MSHR misses 2162system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data 733570 # number of SoftPFReq MSHR misses 2163system.cpu0.dcache.SoftPFReq_mshr_misses::total 733570 # number of SoftPFReq MSHR misses 2164system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 143839 # number of LoadLockedReq MSHR misses 2165system.cpu0.dcache.LoadLockedReq_mshr_misses::total 143839 # number of LoadLockedReq MSHR misses 2166system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 214091 # number of StoreCondReq MSHR misses 2167system.cpu0.dcache.StoreCondReq_mshr_misses::total 214091 # number of StoreCondReq MSHR misses 2168system.cpu0.dcache.demand_mshr_misses::cpu0.data 5055777 # number of demand (read+write) MSHR misses 2169system.cpu0.dcache.demand_mshr_misses::total 5055777 # number of demand (read+write) MSHR misses 2170system.cpu0.dcache.overall_mshr_misses::cpu0.data 5789347 # number of overall MSHR misses 2171system.cpu0.dcache.overall_mshr_misses::total 5789347 # number of overall MSHR misses 2172system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 48006705459 # number of ReadReq MSHR miss cycles 2173system.cpu0.dcache.ReadReq_mshr_miss_latency::total 48006705459 # number of ReadReq MSHR miss cycles 2174system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 27570008615 # number of WriteReq MSHR miss cycles 2175system.cpu0.dcache.WriteReq_mshr_miss_latency::total 27570008615 # number of WriteReq MSHR miss cycles 2176system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data 18661725527 # number of SoftPFReq MSHR miss cycles 2177system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 18661725527 # number of SoftPFReq MSHR miss cycles 2178system.cpu0.dcache.WriteInvalidateReq_mshr_miss_latency::cpu0.data 57519686561 # number of WriteInvalidateReq MSHR miss cycles 2179system.cpu0.dcache.WriteInvalidateReq_mshr_miss_latency::total 57519686561 # number of WriteInvalidateReq MSHR miss cycles 2180system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 1764532424 # number of LoadLockedReq MSHR miss cycles 2181system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 1764532424 # number of LoadLockedReq MSHR miss cycles 2182system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 4095364784 # number of StoreCondReq MSHR miss cycles 2183system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 4095364784 # number of StoreCondReq MSHR miss cycles 2184system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data 4027500 # number of StoreCondFailReq MSHR miss cycles 2185system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total 4027500 # number of StoreCondFailReq MSHR miss cycles 2186system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 75576714074 # number of demand (read+write) MSHR miss cycles 2187system.cpu0.dcache.demand_mshr_miss_latency::total 75576714074 # number of demand (read+write) MSHR miss cycles 2188system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 94238439601 # number of overall MSHR miss cycles 2189system.cpu0.dcache.overall_mshr_miss_latency::total 94238439601 # number of overall MSHR miss cycles 2190system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 5807383412 # number of ReadReq MSHR uncacheable cycles 2191system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 5807383412 # number of ReadReq MSHR uncacheable cycles 2192system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 5600359921 # number of WriteReq MSHR uncacheable cycles 2193system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 5600359921 # number of WriteReq MSHR uncacheable cycles 2194system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 11407743333 # number of overall MSHR uncacheable cycles 2195system.cpu0.dcache.overall_mshr_uncacheable_latency::total 11407743333 # number of overall MSHR uncacheable cycles 2196system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.037640 # mshr miss rate for ReadReq accesses 2197system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.037640 # mshr miss rate for ReadReq accesses 2198system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.018850 # mshr miss rate for WriteReq accesses 2199system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.018850 # mshr miss rate for WriteReq accesses 2200system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data 0.755519 # mshr miss rate for SoftPFReq accesses 2201system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total 0.755519 # mshr miss rate for SoftPFReq accesses 2202system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.064117 # mshr miss rate for LoadLockedReq accesses 2203system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.064117 # mshr miss rate for LoadLockedReq accesses 2204system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.097251 # mshr miss rate for StoreCondReq accesses 2205system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.097251 # mshr miss rate for StoreCondReq accesses 2206system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.028908 # mshr miss rate for demand accesses 2207system.cpu0.dcache.demand_mshr_miss_rate::total 0.028908 # mshr miss rate for demand accesses 2208system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.032919 # mshr miss rate for overall accesses 2209system.cpu0.dcache.overall_mshr_miss_rate::total 0.032919 # mshr miss rate for overall accesses 2210system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 13624.361684 # average ReadReq mshr miss latency 2211system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13624.361684 # average ReadReq mshr miss latency 2212system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 17993.928024 # average WriteReq mshr miss latency 2213system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17993.928024 # average WriteReq mshr miss latency 2214system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 25439.597485 # average SoftPFReq mshr miss latency 2215system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 25439.597485 # average SoftPFReq mshr miss latency 2216system.cpu0.dcache.WriteInvalidateReq_avg_mshr_miss_latency::cpu0.data inf # average WriteInvalidateReq mshr miss latency 2217system.cpu0.dcache.WriteInvalidateReq_avg_mshr_miss_latency::total inf # average WriteInvalidateReq mshr miss latency 2218system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 12267.413038 # average LoadLockedReq mshr miss latency 2219system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12267.413038 # average LoadLockedReq mshr miss latency 2220system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 19129.084287 # average StoreCondReq mshr miss latency 2221system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 19129.084287 # average StoreCondReq mshr miss latency 2222system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data inf # average StoreCondFailReq mshr miss latency 2223system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency 2224system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 14948.585366 # average overall mshr miss latency 2225system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14948.585366 # average overall mshr miss latency 2226system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 16277.904849 # average overall mshr miss latency 2227system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16277.904849 # average overall mshr miss latency 2228system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency 2229system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 2230system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency 2231system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 2232system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency 2233system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 2234system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 2235system.cpu1.branchPred.lookups 126883394 # Number of BP lookups 2236system.cpu1.branchPred.condPredicted 85166335 # Number of conditional branches predicted 2237system.cpu1.branchPred.condIncorrect 6223569 # Number of conditional branches incorrect 2238system.cpu1.branchPred.BTBLookups 90014178 # Number of BTB lookups 2239system.cpu1.branchPred.BTBHits 58475937 # Number of BTB hits 2240system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 2241system.cpu1.branchPred.BTBHitPct 64.963029 # BTB Hit Percentage 2242system.cpu1.branchPred.usedRAS 16774062 # Number of times the RAS was used to get a target. 2243system.cpu1.branchPred.RASInCorrect 171946 # Number of incorrect RAS predictions. 2244system.cpu1.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 2245system.cpu1.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 2246system.cpu1.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 2247system.cpu1.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 2248system.cpu1.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 2249system.cpu1.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 2250system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 2251system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 2252system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 2253system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 2254system.cpu1.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 2255system.cpu1.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 2256system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 2257system.cpu1.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 2258system.cpu1.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 2259system.cpu1.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 2260system.cpu1.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 2261system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 2262system.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 2263system.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 2264system.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 2265system.cpu1.dtb.inst_hits 0 # ITB inst hits 2266system.cpu1.dtb.inst_misses 0 # ITB inst misses 2267system.cpu1.dtb.read_hits 93423769 # DTB read hits 2268system.cpu1.dtb.read_misses 385141 # DTB read misses 2269system.cpu1.dtb.write_hits 77506370 # DTB write hits 2270system.cpu1.dtb.write_misses 166753 # DTB write misses 2271system.cpu1.dtb.flush_tlb 16 # Number of times complete TLB was flushed 2272system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 2273system.cpu1.dtb.flush_tlb_mva_asid 46078 # Number of times TLB was flushed by MVA & ASID 2274system.cpu1.dtb.flush_tlb_asid 1083 # Number of times TLB was flushed by ASID 2275system.cpu1.dtb.flush_entries 38053 # Number of entries that have been flushed from TLB 2276system.cpu1.dtb.align_faults 411 # Number of TLB faults due to alignment restrictions 2277system.cpu1.dtb.prefetch_faults 6413 # Number of TLB faults due to prefetch 2278system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 2279system.cpu1.dtb.perms_faults 42956 # Number of TLB faults due to permissions restrictions 2280system.cpu1.dtb.read_accesses 93808910 # DTB read accesses 2281system.cpu1.dtb.write_accesses 77673123 # DTB write accesses 2282system.cpu1.dtb.inst_accesses 0 # ITB inst accesses 2283system.cpu1.dtb.hits 170930139 # DTB hits 2284system.cpu1.dtb.misses 551894 # DTB misses 2285system.cpu1.dtb.accesses 171482033 # DTB accesses 2286system.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 2287system.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 2288system.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 2289system.cpu1.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 2290system.cpu1.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 2291system.cpu1.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 2292system.cpu1.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 2293system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 2294system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 2295system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 2296system.cpu1.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 2297system.cpu1.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 2298system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 2299system.cpu1.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 2300system.cpu1.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 2301system.cpu1.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 2302system.cpu1.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 2303system.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 2304system.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits 2305system.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses 2306system.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 2307system.cpu1.itb.inst_hits 200532583 # ITB inst hits 2308system.cpu1.itb.inst_misses 85074 # ITB inst misses 2309system.cpu1.itb.read_hits 0 # DTB read hits 2310system.cpu1.itb.read_misses 0 # DTB read misses 2311system.cpu1.itb.write_hits 0 # DTB write hits 2312system.cpu1.itb.write_misses 0 # DTB write misses 2313system.cpu1.itb.flush_tlb 16 # Number of times complete TLB was flushed 2314system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 2315system.cpu1.itb.flush_tlb_mva_asid 46078 # Number of times TLB was flushed by MVA & ASID 2316system.cpu1.itb.flush_tlb_asid 1083 # Number of times TLB was flushed by ASID 2317system.cpu1.itb.flush_entries 26827 # Number of entries that have been flushed from TLB 2318system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 2319system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 2320system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 2321system.cpu1.itb.perms_faults 221691 # Number of TLB faults due to permissions restrictions 2322system.cpu1.itb.read_accesses 0 # DTB read accesses 2323system.cpu1.itb.write_accesses 0 # DTB write accesses 2324system.cpu1.itb.inst_accesses 200617657 # ITB inst accesses 2325system.cpu1.itb.hits 200532583 # DTB hits 2326system.cpu1.itb.misses 85074 # DTB misses 2327system.cpu1.itb.accesses 200617657 # DTB accesses 2328system.cpu1.numCycles 671498045 # number of cpu cycles simulated 2329system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started 2330system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed 2331system.cpu1.fetch.icacheStallCycles 76057268 # Number of cycles fetch is stalled on an Icache miss 2332system.cpu1.fetch.Insts 563958948 # Number of instructions fetch has processed 2333system.cpu1.fetch.Branches 126883394 # Number of branches that fetch encountered 2334system.cpu1.fetch.predictedBranches 75249999 # Number of branches that fetch has predicted taken 2335system.cpu1.fetch.Cycles 570112426 # Number of cycles fetch has run and was not squashing or blocked 2336system.cpu1.fetch.SquashCycles 13401984 # Number of cycles fetch has spent squashing 2337system.cpu1.fetch.TlbCycles 1796129 # Number of cycles fetch has spent waiting for tlb 2338system.cpu1.fetch.MiscStallCycles 140886 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 2339system.cpu1.fetch.PendingTrapStallCycles 6366912 # Number of stall cycles due to pending traps 2340system.cpu1.fetch.PendingQuiesceStallCycles 711415 # Number of stall cycles due to pending quiesce instructions 2341system.cpu1.fetch.IcacheWaitRetryStallCycles 284551 # Number of stall cycles due to full MSHR 2342system.cpu1.fetch.CacheLines 200289545 # Number of cache lines fetched 2343system.cpu1.fetch.IcacheSquashes 1511940 # Number of outstanding Icache misses that were squashed 2344system.cpu1.fetch.ItlbSquashes 28568 # Number of outstanding ITLB misses that were squashed 2345system.cpu1.fetch.rateDist::samples 662170579 # Number of instructions fetched each cycle (Total) 2346system.cpu1.fetch.rateDist::mean 1.001134 # Number of instructions fetched each cycle (Total) 2347system.cpu1.fetch.rateDist::stdev 1.225253 # Number of instructions fetched each cycle (Total) 2348system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 2349system.cpu1.fetch.rateDist::0 344731960 52.06% 52.06% # Number of instructions fetched each cycle (Total) 2350system.cpu1.fetch.rateDist::1 123888404 18.71% 70.77% # Number of instructions fetched each cycle (Total) 2351system.cpu1.fetch.rateDist::2 41617512 6.29% 77.06% # Number of instructions fetched each cycle (Total) 2352system.cpu1.fetch.rateDist::3 151932703 22.94% 100.00% # Number of instructions fetched each cycle (Total) 2353system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 2354system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 2355system.cpu1.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total) 2356system.cpu1.fetch.rateDist::total 662170579 # Number of instructions fetched each cycle (Total) 2357system.cpu1.fetch.branchRate 0.188956 # Number of branch fetches per cycle 2358system.cpu1.fetch.rate 0.839852 # Number of inst fetches per cycle 2359system.cpu1.decode.IdleCycles 93652150 # Number of cycles decode is idle 2360system.cpu1.decode.BlockedCycles 319101856 # Number of cycles decode is blocked 2361system.cpu1.decode.RunCycles 208055943 # Number of cycles decode is running 2362system.cpu1.decode.UnblockCycles 36600277 # Number of cycles decode is unblocking 2363system.cpu1.decode.SquashCycles 4760353 # Number of cycles decode is squashing 2364system.cpu1.decode.BranchResolved 17735520 # Number of times decode resolved a branch 2365system.cpu1.decode.BranchMispred 1981049 # Number of times decode detected a branch misprediction 2366system.cpu1.decode.DecodedInsts 585316730 # Number of instructions handled by decode 2367system.cpu1.decode.SquashedInsts 21686226 # Number of squashed instructions handled by decode 2368system.cpu1.rename.SquashCycles 4760353 # Number of cycles rename is squashing 2369system.cpu1.rename.IdleCycles 127273008 # Number of cycles rename is idle 2370system.cpu1.rename.BlockCycles 44978505 # Number of cycles rename is blocking 2371system.cpu1.rename.serializeStallCycles 215016897 # count of cycles rename stalled for serializing inst 2372system.cpu1.rename.RunCycles 210494675 # Number of cycles rename is running 2373system.cpu1.rename.UnblockCycles 59647141 # Number of cycles rename is unblocking 2374system.cpu1.rename.RenamedInsts 569572737 # Number of instructions processed by rename 2375system.cpu1.rename.SquashedInsts 5483527 # Number of squashed instructions processed by rename 2376system.cpu1.rename.ROBFullEvents 8310630 # Number of times rename has blocked due to ROB full 2377system.cpu1.rename.IQFullEvents 236317 # Number of times rename has blocked due to IQ full 2378system.cpu1.rename.LQFullEvents 296206 # Number of times rename has blocked due to LQ full 2379system.cpu1.rename.SQFullEvents 25698514 # Number of times rename has blocked due to SQ full 2380system.cpu1.rename.FullRegisterEvents 13591 # Number of times there has been no free registers 2381system.cpu1.rename.RenamedOperands 543172602 # Number of destination operands rename has renamed 2382system.cpu1.rename.RenameLookups 884661173 # Number of register rename lookups that rename has made 2383system.cpu1.rename.int_rename_lookups 673765883 # Number of integer rename lookups 2384system.cpu1.rename.fp_rename_lookups 933137 # Number of floating rename lookups 2385system.cpu1.rename.CommittedMaps 489609146 # Number of HB maps that are committed 2386system.cpu1.rename.UndoneMaps 53563450 # Number of HB maps that are undone due to squashing 2387system.cpu1.rename.serializingInsts 15680851 # count of serializing insts renamed 2388system.cpu1.rename.tempSerializingInsts 13859127 # count of temporary serializing insts renamed 2389system.cpu1.rename.skidInsts 73666324 # count of insts added to the skid buffer 2390system.cpu1.memDep0.insertedLoads 93680638 # Number of loads inserted to the mem dependence unit. 2391system.cpu1.memDep0.insertedStores 80687792 # Number of stores inserted to the mem dependence unit. 2392system.cpu1.memDep0.conflictingLoads 8658535 # Number of conflicting loads. 2393system.cpu1.memDep0.conflictingStores 7660349 # Number of conflicting stores. 2394system.cpu1.iq.iqInstsAdded 547737456 # Number of instructions added to the IQ (excludes non-spec) 2395system.cpu1.iq.iqNonSpecInstsAdded 15869030 # Number of non-speculative instructions added to the IQ 2396system.cpu1.iq.iqInstsIssued 553093233 # Number of instructions issued 2397system.cpu1.iq.iqSquashedInstsIssued 2542275 # Number of squashed instructions issued 2398system.cpu1.iq.iqSquashedInstsExamined 47705580 # Number of squashed instructions iterated over during squash; mainly for profiling 2399system.cpu1.iq.iqSquashedOperandsExamined 32628806 # Number of squashed operands that are examined and possibly removed from graph 2400system.cpu1.iq.iqSquashedNonSpecRemoved 263861 # Number of squashed non-spec instructions that were removed 2401system.cpu1.iq.issued_per_cycle::samples 662170579 # Number of insts issued each cycle 2402system.cpu1.iq.issued_per_cycle::mean 0.835273 # Number of insts issued each cycle 2403system.cpu1.iq.issued_per_cycle::stdev 1.067651 # Number of insts issued each cycle 2404system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 2405system.cpu1.iq.issued_per_cycle::0 358036858 54.07% 54.07% # Number of insts issued each cycle 2406system.cpu1.iq.issued_per_cycle::1 130663379 19.73% 73.80% # Number of insts issued each cycle 2407system.cpu1.iq.issued_per_cycle::2 105371554 15.91% 89.72% # Number of insts issued each cycle 2408system.cpu1.iq.issued_per_cycle::3 60712008 9.17% 98.88% # Number of insts issued each cycle 2409system.cpu1.iq.issued_per_cycle::4 7383178 1.11% 100.00% # Number of insts issued each cycle 2410system.cpu1.iq.issued_per_cycle::5 3602 0.00% 100.00% # Number of insts issued each cycle 2411system.cpu1.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle 2412system.cpu1.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle 2413system.cpu1.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle 2414system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 2415system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 2416system.cpu1.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle 2417system.cpu1.iq.issued_per_cycle::total 662170579 # Number of insts issued each cycle 2418system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 2419system.cpu1.iq.fu_full::IntAlu 55137578 43.73% 43.73% # attempts to use FU when none available 2420system.cpu1.iq.fu_full::IntMult 43337 0.03% 43.76% # attempts to use FU when none available 2421system.cpu1.iq.fu_full::IntDiv 11462 0.01% 43.77% # attempts to use FU when none available 2422system.cpu1.iq.fu_full::FloatAdd 0 0.00% 43.77% # attempts to use FU when none available 2423system.cpu1.iq.fu_full::FloatCmp 0 0.00% 43.77% # attempts to use FU when none available 2424system.cpu1.iq.fu_full::FloatCvt 0 0.00% 43.77% # attempts to use FU when none available 2425system.cpu1.iq.fu_full::FloatMult 0 0.00% 43.77% # attempts to use FU when none available 2426system.cpu1.iq.fu_full::FloatDiv 0 0.00% 43.77% # attempts to use FU when none available 2427system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 43.77% # attempts to use FU when none available 2428system.cpu1.iq.fu_full::SimdAdd 0 0.00% 43.77% # attempts to use FU when none available 2429system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 43.77% # attempts to use FU when none available 2430system.cpu1.iq.fu_full::SimdAlu 0 0.00% 43.77% # attempts to use FU when none available 2431system.cpu1.iq.fu_full::SimdCmp 0 0.00% 43.77% # attempts to use FU when none available 2432system.cpu1.iq.fu_full::SimdCvt 0 0.00% 43.77% # attempts to use FU when none available 2433system.cpu1.iq.fu_full::SimdMisc 0 0.00% 43.77% # attempts to use FU when none available 2434system.cpu1.iq.fu_full::SimdMult 0 0.00% 43.77% # attempts to use FU when none available 2435system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 43.77% # attempts to use FU when none available 2436system.cpu1.iq.fu_full::SimdShift 0 0.00% 43.77% # attempts to use FU when none available 2437system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 43.77% # attempts to use FU when none available 2438system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 43.77% # attempts to use FU when none available 2439system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 43.77% # attempts to use FU when none available 2440system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 43.77% # attempts to use FU when none available 2441system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 43.77% # attempts to use FU when none available 2442system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 43.77% # attempts to use FU when none available 2443system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 43.77% # attempts to use FU when none available 2444system.cpu1.iq.fu_full::SimdFloatMisc 21 0.00% 43.77% # attempts to use FU when none available 2445system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 43.77% # attempts to use FU when none available 2446system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 43.77% # attempts to use FU when none available 2447system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 43.77% # attempts to use FU when none available 2448system.cpu1.iq.fu_full::MemRead 33948572 26.92% 70.70% # attempts to use FU when none available 2449system.cpu1.iq.fu_full::MemWrite 36949037 29.30% 100.00% # attempts to use FU when none available 2450system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 2451system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 2452system.cpu1.iq.FU_type_0::No_OpClass 1 0.00% 0.00% # Type of FU issued 2453system.cpu1.iq.FU_type_0::IntAlu 376818141 68.13% 68.13% # Type of FU issued 2454system.cpu1.iq.FU_type_0::IntMult 1181294 0.21% 68.34% # Type of FU issued 2455system.cpu1.iq.FU_type_0::IntDiv 70304 0.01% 68.36% # Type of FU issued 2456system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 68.36% # Type of FU issued 2457system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 68.36% # Type of FU issued 2458system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 68.36% # Type of FU issued 2459system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 68.36% # Type of FU issued 2460system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 68.36% # Type of FU issued 2461system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 68.36% # Type of FU issued 2462system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 68.36% # Type of FU issued 2463system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 68.36% # Type of FU issued 2464system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 68.36% # Type of FU issued 2465system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 68.36% # Type of FU issued 2466system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 68.36% # Type of FU issued 2467system.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 68.36% # Type of FU issued 2468system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 68.36% # Type of FU issued 2469system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 68.36% # Type of FU issued 2470system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 68.36% # Type of FU issued 2471system.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.36% # Type of FU issued 2472system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 68.36% # Type of FU issued 2473system.cpu1.iq.FU_type_0::SimdFloatAdd 8 0.00% 68.36% # Type of FU issued 2474system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.36% # Type of FU issued 2475system.cpu1.iq.FU_type_0::SimdFloatCmp 15 0.00% 68.36% # Type of FU issued 2476system.cpu1.iq.FU_type_0::SimdFloatCvt 24 0.00% 68.36% # Type of FU issued 2477system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.36% # Type of FU issued 2478system.cpu1.iq.FU_type_0::SimdFloatMisc 78003 0.01% 68.37% # Type of FU issued 2479system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 68.37% # Type of FU issued 2480system.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.37% # Type of FU issued 2481system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.37% # Type of FU issued 2482system.cpu1.iq.FU_type_0::MemRead 96248927 17.40% 85.77% # Type of FU issued 2483system.cpu1.iq.FU_type_0::MemWrite 78696516 14.23% 100.00% # Type of FU issued 2484system.cpu1.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 2485system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 2486system.cpu1.iq.FU_type_0::total 553093233 # Type of FU issued 2487system.cpu1.iq.rate 0.823671 # Inst issue rate 2488system.cpu1.iq.fu_busy_cnt 126090007 # FU busy when requested 2489system.cpu1.iq.fu_busy_rate 0.227972 # FU busy rate (busy events/executed inst) 2490system.cpu1.iq.int_inst_queue_reads 1895671563 # Number of integer instruction queue reads 2491system.cpu1.iq.int_inst_queue_writes 610922154 # Number of integer instruction queue writes 2492system.cpu1.iq.int_inst_queue_wakeup_accesses 537423673 # Number of integer instruction queue wakeup accesses 2493system.cpu1.iq.fp_inst_queue_reads 1317762 # Number of floating instruction queue reads 2494system.cpu1.iq.fp_inst_queue_writes 530370 # Number of floating instruction queue writes 2495system.cpu1.iq.fp_inst_queue_wakeup_accesses 489519 # Number of floating instruction queue wakeup accesses 2496system.cpu1.iq.int_alu_accesses 678367586 # Number of integer alu accesses 2497system.cpu1.iq.fp_alu_accesses 815653 # Number of floating point alu accesses 2498system.cpu1.iew.lsq.thread0.forwLoads 2464833 # Number of loads that had data forwarded from stores 2499system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 2500system.cpu1.iew.lsq.thread0.squashedLoads 11666973 # Number of loads squashed 2501system.cpu1.iew.lsq.thread0.ignoredResponses 15967 # Number of memory responses ignored because the instruction is squashed 2502system.cpu1.iew.lsq.thread0.memOrderViolation 141534 # Number of memory ordering violations 2503system.cpu1.iew.lsq.thread0.squashedStores 5620813 # Number of stores squashed 2504system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 2505system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 2506system.cpu1.iew.lsq.thread0.rescheduledLoads 2485085 # Number of loads that were rescheduled 2507system.cpu1.iew.lsq.thread0.cacheBlocked 4066782 # Number of times an access to memory failed due to the cache being blocked 2508system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle 2509system.cpu1.iew.iewSquashCycles 4760353 # Number of cycles IEW is squashing 2510system.cpu1.iew.iewBlockCycles 6088373 # Number of cycles IEW is blocking 2511system.cpu1.iew.iewUnblockCycles 2643428 # Number of cycles IEW is unblocking 2512system.cpu1.iew.iewDispatchedInsts 563729528 # Number of instructions dispatched to IQ 2513system.cpu1.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch 2514system.cpu1.iew.iewDispLoadInsts 93680638 # Number of dispatched load instructions 2515system.cpu1.iew.iewDispStoreInsts 80687792 # Number of dispatched store instructions 2516system.cpu1.iew.iewDispNonSpecInsts 13644540 # Number of dispatched non-speculative instructions 2517system.cpu1.iew.iewIQFullEvents 61293 # Number of times the IQ has become full, causing a stall 2518system.cpu1.iew.iewLSQFullEvents 2520664 # Number of times the LSQ has become full, causing a stall 2519system.cpu1.iew.memOrderViolationEvents 141534 # Number of memory order violations 2520system.cpu1.iew.predictedTakenIncorrect 1916152 # Number of branches that were predicted taken incorrectly 2521system.cpu1.iew.predictedNotTakenIncorrect 2651693 # Number of branches that were predicted not taken incorrectly 2522system.cpu1.iew.branchMispredicts 4567845 # Number of branch mispredicts detected at execute 2523system.cpu1.iew.iewExecutedInsts 545961284 # Number of executed instructions 2524system.cpu1.iew.iewExecLoadInsts 93419699 # Number of load instructions executed 2525system.cpu1.iew.iewExecSquashedInsts 6590982 # Number of squashed instructions skipped in execute 2526system.cpu1.iew.exec_swp 0 # number of swp insts executed 2527system.cpu1.iew.exec_nop 123042 # number of nop insts executed 2528system.cpu1.iew.exec_refs 170926883 # number of memory reference insts executed 2529system.cpu1.iew.exec_branches 102016204 # Number of branches executed 2530system.cpu1.iew.exec_stores 77507184 # Number of stores executed 2531system.cpu1.iew.exec_rate 0.813050 # Inst execution rate 2532system.cpu1.iew.wb_sent 538581721 # cumulative count of insts sent to commit 2533system.cpu1.iew.wb_count 537913192 # cumulative count of insts written-back 2534system.cpu1.iew.wb_producers 259879872 # num instructions producing a value 2535system.cpu1.iew.wb_consumers 425846883 # num instructions consuming a value 2536system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 2537system.cpu1.iew.wb_rate 0.801064 # insts written-back per cycle 2538system.cpu1.iew.wb_fanout 0.610266 # average fanout of values written-back 2539system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 2540system.cpu1.commit.commitSquashedInsts 44555907 # The number of squashed insts skipped by commit 2541system.cpu1.commit.commitNonSpecStalls 15605169 # The number of times commit has been forced to stall to communicate backwards 2542system.cpu1.commit.branchMispredicts 4282930 # The number of times a branch was mispredicted 2543system.cpu1.commit.committed_per_cycle::samples 653744993 # Number of insts commited each cycle 2544system.cpu1.commit.committed_per_cycle::mean 0.784392 # Number of insts commited each cycle 2545system.cpu1.commit.committed_per_cycle::stdev 1.576833 # Number of insts commited each cycle 2546system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 2547system.cpu1.commit.committed_per_cycle::0 427404365 65.38% 65.38% # Number of insts commited each cycle 2548system.cpu1.commit.committed_per_cycle::1 119117281 18.22% 83.60% # Number of insts commited each cycle 2549system.cpu1.commit.committed_per_cycle::2 49133324 7.52% 91.11% # Number of insts commited each cycle 2550system.cpu1.commit.committed_per_cycle::3 16524443 2.53% 93.64% # Number of insts commited each cycle 2551system.cpu1.commit.committed_per_cycle::4 11998035 1.84% 95.48% # Number of insts commited each cycle 2552system.cpu1.commit.committed_per_cycle::5 8093886 1.24% 96.72% # Number of insts commited each cycle 2553system.cpu1.commit.committed_per_cycle::6 5471403 0.84% 97.55% # Number of insts commited each cycle 2554system.cpu1.commit.committed_per_cycle::7 3473274 0.53% 98.08% # Number of insts commited each cycle 2555system.cpu1.commit.committed_per_cycle::8 12528982 1.92% 100.00% # Number of insts commited each cycle 2556system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 2557system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 2558system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 2559system.cpu1.commit.committed_per_cycle::total 653744993 # Number of insts commited each cycle 2560system.cpu1.commit.committedInsts 435068948 # Number of instructions committed 2561system.cpu1.commit.committedOps 512792020 # Number of ops (including micro ops) committed 2562system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed 2563system.cpu1.commit.refs 157080643 # Number of memory references committed 2564system.cpu1.commit.loads 82013664 # Number of loads committed 2565system.cpu1.commit.membars 3580423 # Number of memory barriers committed 2566system.cpu1.commit.branches 96770677 # Number of branches committed 2567system.cpu1.commit.fp_insts 477739 # Number of committed floating point instructions. 2568system.cpu1.commit.int_insts 470356347 # Number of committed integer instructions. 2569system.cpu1.commit.function_calls 12430117 # Number of function calls committed. 2570system.cpu1.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction 2571system.cpu1.commit.op_class_0::IntAlu 354618766 69.15% 69.15% # Class of committed instruction 2572system.cpu1.commit.op_class_0::IntMult 966577 0.19% 69.34% # Class of committed instruction 2573system.cpu1.commit.op_class_0::IntDiv 56200 0.01% 69.35% # Class of committed instruction 2574system.cpu1.commit.op_class_0::FloatAdd 0 0.00% 69.35% # Class of committed instruction 2575system.cpu1.commit.op_class_0::FloatCmp 0 0.00% 69.35% # Class of committed instruction 2576system.cpu1.commit.op_class_0::FloatCvt 0 0.00% 69.35% # Class of committed instruction 2577system.cpu1.commit.op_class_0::FloatMult 0 0.00% 69.35% # Class of committed instruction 2578system.cpu1.commit.op_class_0::FloatDiv 0 0.00% 69.35% # Class of committed instruction 2579system.cpu1.commit.op_class_0::FloatSqrt 0 0.00% 69.35% # Class of committed instruction 2580system.cpu1.commit.op_class_0::SimdAdd 0 0.00% 69.35% # Class of committed instruction 2581system.cpu1.commit.op_class_0::SimdAddAcc 0 0.00% 69.35% # Class of committed instruction 2582system.cpu1.commit.op_class_0::SimdAlu 0 0.00% 69.35% # Class of committed instruction 2583system.cpu1.commit.op_class_0::SimdCmp 0 0.00% 69.35% # Class of committed instruction 2584system.cpu1.commit.op_class_0::SimdCvt 0 0.00% 69.35% # Class of committed instruction 2585system.cpu1.commit.op_class_0::SimdMisc 0 0.00% 69.35% # Class of committed instruction 2586system.cpu1.commit.op_class_0::SimdMult 0 0.00% 69.35% # Class of committed instruction 2587system.cpu1.commit.op_class_0::SimdMultAcc 0 0.00% 69.35% # Class of committed instruction 2588system.cpu1.commit.op_class_0::SimdShift 0 0.00% 69.35% # Class of committed instruction 2589system.cpu1.commit.op_class_0::SimdShiftAcc 0 0.00% 69.35% # Class of committed instruction 2590system.cpu1.commit.op_class_0::SimdSqrt 0 0.00% 69.35% # Class of committed instruction 2591system.cpu1.commit.op_class_0::SimdFloatAdd 8 0.00% 69.35% # Class of committed instruction 2592system.cpu1.commit.op_class_0::SimdFloatAlu 0 0.00% 69.35% # Class of committed instruction 2593system.cpu1.commit.op_class_0::SimdFloatCmp 13 0.00% 69.35% # Class of committed instruction 2594system.cpu1.commit.op_class_0::SimdFloatCvt 21 0.00% 69.35% # Class of committed instruction 2595system.cpu1.commit.op_class_0::SimdFloatDiv 0 0.00% 69.35% # Class of committed instruction 2596system.cpu1.commit.op_class_0::SimdFloatMisc 69792 0.01% 69.37% # Class of committed instruction 2597system.cpu1.commit.op_class_0::SimdFloatMult 0 0.00% 69.37% # Class of committed instruction 2598system.cpu1.commit.op_class_0::SimdFloatMultAcc 0 0.00% 69.37% # Class of committed instruction 2599system.cpu1.commit.op_class_0::SimdFloatSqrt 0 0.00% 69.37% # Class of committed instruction 2600system.cpu1.commit.op_class_0::MemRead 82013664 15.99% 85.36% # Class of committed instruction 2601system.cpu1.commit.op_class_0::MemWrite 75066979 14.64% 100.00% # Class of committed instruction 2602system.cpu1.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 2603system.cpu1.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 2604system.cpu1.commit.op_class_0::total 512792020 # Class of committed instruction 2605system.cpu1.commit.bw_lim_events 12528982 # number cycles where commit BW limit reached 2606system.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits 2607system.cpu1.rob.rob_reads 1194813735 # The number of ROB reads 2608system.cpu1.rob.rob_writes 1123082959 # The number of ROB writes 2609system.cpu1.timesIdled 724798 # Number of times that the entire CPU went into an idle state and unscheduled itself 2610system.cpu1.idleCycles 9327466 # Total number of cycles that the CPU has spent unscheduled due to idling 2611system.cpu1.quiesceCycles 94087851225 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 2612system.cpu1.committedInsts 435068948 # Number of Instructions Simulated 2613system.cpu1.committedOps 512792020 # Number of Ops (including micro ops) Simulated 2614system.cpu1.cpi 1.543429 # CPI: Cycles Per Instruction 2615system.cpu1.cpi_total 1.543429 # CPI: Total CPI of All Threads 2616system.cpu1.ipc 0.647908 # IPC: Instructions Per Cycle 2617system.cpu1.ipc_total 0.647908 # IPC: Total IPC of All Threads 2618system.cpu1.int_regfile_reads 645605353 # number of integer regfile reads 2619system.cpu1.int_regfile_writes 381721004 # number of integer regfile writes 2620system.cpu1.fp_regfile_reads 775313 # number of floating regfile reads 2621system.cpu1.fp_regfile_writes 445860 # number of floating regfile writes 2622system.cpu1.cc_regfile_reads 118711593 # number of cc regfile reads 2623system.cpu1.cc_regfile_writes 119446570 # number of cc regfile writes 2624system.cpu1.misc_regfile_reads 2680324006 # number of misc regfile reads 2625system.cpu1.misc_regfile_writes 15740060 # number of misc regfile writes 2626system.cpu1.toL2Bus.trans_dist::ReadReq 14195138 # Transaction distribution 2627system.cpu1.toL2Bus.trans_dist::ReadResp 10319504 # Transaction distribution 2628system.cpu1.toL2Bus.trans_dist::WriteReq 5540 # Transaction distribution 2629system.cpu1.toL2Bus.trans_dist::WriteResp 5540 # Transaction distribution 2630system.cpu1.toL2Bus.trans_dist::Writeback 3043633 # Transaction distribution 2631system.cpu1.toL2Bus.trans_dist::HardPFReq 4072942 # Transaction distribution 2632system.cpu1.toL2Bus.trans_dist::HardPFResp 7 # Transaction distribution 2633system.cpu1.toL2Bus.trans_dist::WriteInvalidateReq 1683351 # Transaction distribution 2634system.cpu1.toL2Bus.trans_dist::WriteInvalidateResp 535551 # Transaction distribution 2635system.cpu1.toL2Bus.trans_dist::UpgradeReq 440112 # Transaction distribution 2636system.cpu1.toL2Bus.trans_dist::SCUpgradeReq 381311 # Transaction distribution 2637system.cpu1.toL2Bus.trans_dist::UpgradeResp 495883 # Transaction distribution 2638system.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq 113 # Transaction distribution 2639system.cpu1.toL2Bus.trans_dist::UpgradeFailResp 191 # Transaction distribution 2640system.cpu1.toL2Bus.trans_dist::ReadExReq 1326326 # Transaction distribution 2641system.cpu1.toL2Bus.trans_dist::ReadExResp 1162072 # Transaction distribution 2642system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 11031290 # Packet count per connected master and slave (bytes) 2643system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 15072798 # Packet count per connected master and slave (bytes) 2644system.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 408972 # Packet count per connected master and slave (bytes) 2645system.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 1223990 # Packet count per connected master and slave (bytes) 2646system.cpu1.toL2Bus.pkt_count::total 27737050 # Packet count per connected master and slave (bytes) 2647system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 352998000 # Cumulative packet size per connected master and slave (bytes) 2648system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 552975725 # Cumulative packet size per connected master and slave (bytes) 2649system.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 1478304 # Cumulative packet size per connected master and slave (bytes) 2650system.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 4387432 # Cumulative packet size per connected master and slave (bytes) 2651system.cpu1.toL2Bus.pkt_size::total 911839461 # Cumulative packet size per connected master and slave (bytes) 2652system.cpu1.toL2Bus.snoops 10107713 # Total snoops (count) 2653system.cpu1.toL2Bus.snoop_fanout::samples 25138246 # Request fanout histogram 2654system.cpu1.toL2Bus.snoop_fanout::mean 5.388398 # Request fanout histogram 2655system.cpu1.toL2Bus.snoop_fanout::stdev 0.487386 # Request fanout histogram 2656system.cpu1.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 2657system.cpu1.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 2658system.cpu1.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram 2659system.cpu1.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram 2660system.cpu1.toL2Bus.snoop_fanout::3 0 0.00% 0.00% # Request fanout histogram 2661system.cpu1.toL2Bus.snoop_fanout::4 0 0.00% 0.00% # Request fanout histogram 2662system.cpu1.toL2Bus.snoop_fanout::5 15374612 61.16% 61.16% # Request fanout histogram 2663system.cpu1.toL2Bus.snoop_fanout::6 9763634 38.84% 100.00% # Request fanout histogram 2664system.cpu1.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 2665system.cpu1.toL2Bus.snoop_fanout::min_value 5 # Request fanout histogram 2666system.cpu1.toL2Bus.snoop_fanout::max_value 6 # Request fanout histogram 2667system.cpu1.toL2Bus.snoop_fanout::total 25138246 # Request fanout histogram 2668system.cpu1.toL2Bus.reqLayer0.occupancy 11278575992 # Layer occupancy (ticks) 2669system.cpu1.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) 2670system.cpu1.toL2Bus.snoopLayer0.occupancy 196968741 # Layer occupancy (ticks) 2671system.cpu1.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 2672system.cpu1.toL2Bus.respLayer0.occupancy 8281966249 # Layer occupancy (ticks) 2673system.cpu1.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 2674system.cpu1.toL2Bus.respLayer1.occupancy 7967439656 # Layer occupancy (ticks) 2675system.cpu1.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 2676system.cpu1.toL2Bus.respLayer2.occupancy 225433169 # Layer occupancy (ticks) 2677system.cpu1.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) 2678system.cpu1.toL2Bus.respLayer3.occupancy 677266087 # Layer occupancy (ticks) 2679system.cpu1.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) 2680system.cpu1.icache.tags.replacements 5515063 # number of replacements 2681system.cpu1.icache.tags.tagsinuse 501.927395 # Cycle average of tags in use 2682system.cpu1.icache.tags.total_refs 194540892 # Total number of references to valid blocks. 2683system.cpu1.icache.tags.sampled_refs 5515575 # Sample count of references to valid blocks. 2684system.cpu1.icache.tags.avg_refs 35.271190 # Average number of references to valid blocks. 2685system.cpu1.icache.tags.warmup_cycle 8512592975000 # Cycle when the warmup percentage was hit. 2686system.cpu1.icache.tags.occ_blocks::cpu1.inst 501.927395 # Average occupied blocks per requestor 2687system.cpu1.icache.tags.occ_percent::cpu1.inst 0.980327 # Average percentage of cache occupancy 2688system.cpu1.icache.tags.occ_percent::total 0.980327 # Average percentage of cache occupancy 2689system.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 2690system.cpu1.icache.tags.age_task_id_blocks_1024::0 137 # Occupied blocks per task id 2691system.cpu1.icache.tags.age_task_id_blocks_1024::1 288 # Occupied blocks per task id 2692system.cpu1.icache.tags.age_task_id_blocks_1024::2 87 # Occupied blocks per task id 2693system.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 2694system.cpu1.icache.tags.tag_accesses 406089111 # Number of tag accesses 2695system.cpu1.icache.tags.data_accesses 406089111 # Number of data accesses 2696system.cpu1.icache.ReadReq_hits::cpu1.inst 194540892 # number of ReadReq hits 2697system.cpu1.icache.ReadReq_hits::total 194540892 # number of ReadReq hits 2698system.cpu1.icache.demand_hits::cpu1.inst 194540892 # number of demand (read+write) hits 2699system.cpu1.icache.demand_hits::total 194540892 # number of demand (read+write) hits 2700system.cpu1.icache.overall_hits::cpu1.inst 194540892 # number of overall hits 2701system.cpu1.icache.overall_hits::total 194540892 # number of overall hits 2702system.cpu1.icache.ReadReq_misses::cpu1.inst 5745874 # number of ReadReq misses 2703system.cpu1.icache.ReadReq_misses::total 5745874 # number of ReadReq misses 2704system.cpu1.icache.demand_misses::cpu1.inst 5745874 # number of demand (read+write) misses 2705system.cpu1.icache.demand_misses::total 5745874 # number of demand (read+write) misses 2706system.cpu1.icache.overall_misses::cpu1.inst 5745874 # number of overall misses 2707system.cpu1.icache.overall_misses::total 5745874 # number of overall misses 2708system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 49972720911 # number of ReadReq miss cycles 2709system.cpu1.icache.ReadReq_miss_latency::total 49972720911 # number of ReadReq miss cycles 2710system.cpu1.icache.demand_miss_latency::cpu1.inst 49972720911 # number of demand (read+write) miss cycles 2711system.cpu1.icache.demand_miss_latency::total 49972720911 # number of demand (read+write) miss cycles 2712system.cpu1.icache.overall_miss_latency::cpu1.inst 49972720911 # number of overall miss cycles 2713system.cpu1.icache.overall_miss_latency::total 49972720911 # number of overall miss cycles 2714system.cpu1.icache.ReadReq_accesses::cpu1.inst 200286766 # number of ReadReq accesses(hits+misses) 2715system.cpu1.icache.ReadReq_accesses::total 200286766 # number of ReadReq accesses(hits+misses) 2716system.cpu1.icache.demand_accesses::cpu1.inst 200286766 # number of demand (read+write) accesses 2717system.cpu1.icache.demand_accesses::total 200286766 # number of demand (read+write) accesses 2718system.cpu1.icache.overall_accesses::cpu1.inst 200286766 # number of overall (read+write) accesses 2719system.cpu1.icache.overall_accesses::total 200286766 # number of overall (read+write) accesses 2720system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.028688 # miss rate for ReadReq accesses 2721system.cpu1.icache.ReadReq_miss_rate::total 0.028688 # miss rate for ReadReq accesses 2722system.cpu1.icache.demand_miss_rate::cpu1.inst 0.028688 # miss rate for demand accesses 2723system.cpu1.icache.demand_miss_rate::total 0.028688 # miss rate for demand accesses 2724system.cpu1.icache.overall_miss_rate::cpu1.inst 0.028688 # miss rate for overall accesses 2725system.cpu1.icache.overall_miss_rate::total 0.028688 # miss rate for overall accesses 2726system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 8697.148756 # average ReadReq miss latency 2727system.cpu1.icache.ReadReq_avg_miss_latency::total 8697.148756 # average ReadReq miss latency 2728system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 8697.148756 # average overall miss latency 2729system.cpu1.icache.demand_avg_miss_latency::total 8697.148756 # average overall miss latency 2730system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 8697.148756 # average overall miss latency 2731system.cpu1.icache.overall_avg_miss_latency::total 8697.148756 # average overall miss latency 2732system.cpu1.icache.blocked_cycles::no_mshrs 4058036 # number of cycles access was blocked 2733system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 2734system.cpu1.icache.blocked::no_mshrs 525950 # number of cycles access was blocked 2735system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked 2736system.cpu1.icache.avg_blocked_cycles::no_mshrs 7.715631 # average number of cycles each access was blocked 2737system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 2738system.cpu1.icache.fast_writes 0 # number of fast writes performed 2739system.cpu1.icache.cache_copies 0 # number of cache copies performed 2740system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 230295 # number of ReadReq MSHR hits 2741system.cpu1.icache.ReadReq_mshr_hits::total 230295 # number of ReadReq MSHR hits 2742system.cpu1.icache.demand_mshr_hits::cpu1.inst 230295 # number of demand (read+write) MSHR hits 2743system.cpu1.icache.demand_mshr_hits::total 230295 # number of demand (read+write) MSHR hits 2744system.cpu1.icache.overall_mshr_hits::cpu1.inst 230295 # number of overall MSHR hits 2745system.cpu1.icache.overall_mshr_hits::total 230295 # number of overall MSHR hits 2746system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 5515579 # number of ReadReq MSHR misses 2747system.cpu1.icache.ReadReq_mshr_misses::total 5515579 # number of ReadReq MSHR misses 2748system.cpu1.icache.demand_mshr_misses::cpu1.inst 5515579 # number of demand (read+write) MSHR misses 2749system.cpu1.icache.demand_mshr_misses::total 5515579 # number of demand (read+write) MSHR misses 2750system.cpu1.icache.overall_mshr_misses::cpu1.inst 5515579 # number of overall MSHR misses 2751system.cpu1.icache.overall_mshr_misses::total 5515579 # number of overall MSHR misses 2752system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 40507461081 # number of ReadReq MSHR miss cycles 2753system.cpu1.icache.ReadReq_mshr_miss_latency::total 40507461081 # number of ReadReq MSHR miss cycles 2754system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 40507461081 # number of demand (read+write) MSHR miss cycles 2755system.cpu1.icache.demand_mshr_miss_latency::total 40507461081 # number of demand (read+write) MSHR miss cycles 2756system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 40507461081 # number of overall MSHR miss cycles 2757system.cpu1.icache.overall_mshr_miss_latency::total 40507461081 # number of overall MSHR miss cycles 2758system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 6176248 # number of ReadReq MSHR uncacheable cycles 2759system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 6176248 # number of ReadReq MSHR uncacheable cycles 2760system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 6176248 # number of overall MSHR uncacheable cycles 2761system.cpu1.icache.overall_mshr_uncacheable_latency::total 6176248 # number of overall MSHR uncacheable cycles 2762system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.027538 # mshr miss rate for ReadReq accesses 2763system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.027538 # mshr miss rate for ReadReq accesses 2764system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.027538 # mshr miss rate for demand accesses 2765system.cpu1.icache.demand_mshr_miss_rate::total 0.027538 # mshr miss rate for demand accesses 2766system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.027538 # mshr miss rate for overall accesses 2767system.cpu1.icache.overall_mshr_miss_rate::total 0.027538 # mshr miss rate for overall accesses 2768system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 7344.190171 # average ReadReq mshr miss latency 2769system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 7344.190171 # average ReadReq mshr miss latency 2770system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 7344.190171 # average overall mshr miss latency 2771system.cpu1.icache.demand_avg_mshr_miss_latency::total 7344.190171 # average overall mshr miss latency 2772system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 7344.190171 # average overall mshr miss latency 2773system.cpu1.icache.overall_avg_mshr_miss_latency::total 7344.190171 # average overall mshr miss latency 2774system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency 2775system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 2776system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency 2777system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 2778system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate 2779system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_identified 50505684 # number of hwpf identified 2780system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_already_in_mshr 2064047 # number of hwpf that were already in mshr 2781system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_already_in_cache 44628493 # number of hwpf that were already in the cache 2782system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_already_in_prefetcher 907161 # number of hwpf that were already in the prefetch queue 2783system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left 2784system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_removed_MSHR_hit 133845 # number of hwpf removed because MSHR allocated 2785system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_issued 2772138 # number of hwpf issued 2786system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_span_page 4283124 # number of hwpf spanning a virtual page 2787system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time 2788system.cpu1.l2cache.tags.replacements 3436745 # number of replacements 2789system.cpu1.l2cache.tags.tagsinuse 13730.844001 # Cycle average of tags in use 2790system.cpu1.l2cache.tags.total_refs 11600969 # Total number of references to valid blocks. 2791system.cpu1.l2cache.tags.sampled_refs 3452900 # Sample count of references to valid blocks. 2792system.cpu1.l2cache.tags.avg_refs 3.359776 # Average number of references to valid blocks. 2793system.cpu1.l2cache.tags.warmup_cycle 9794240275500 # Cycle when the warmup percentage was hit. 2794system.cpu1.l2cache.tags.occ_blocks::writebacks 4681.996556 # Average occupied blocks per requestor 2795system.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker 70.505551 # Average occupied blocks per requestor 2796system.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker 81.585621 # Average occupied blocks per requestor 2797system.cpu1.l2cache.tags.occ_blocks::cpu1.inst 599.676687 # Average occupied blocks per requestor 2798system.cpu1.l2cache.tags.occ_blocks::cpu1.data 2582.188700 # Average occupied blocks per requestor 2799system.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher 5714.890886 # Average occupied blocks per requestor 2800system.cpu1.l2cache.tags.occ_percent::writebacks 0.285766 # Average percentage of cache occupancy 2801system.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker 0.004303 # Average percentage of cache occupancy 2802system.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker 0.004980 # Average percentage of cache occupancy 2803system.cpu1.l2cache.tags.occ_percent::cpu1.inst 0.036601 # Average percentage of cache occupancy 2804system.cpu1.l2cache.tags.occ_percent::cpu1.data 0.157604 # Average percentage of cache occupancy 2805system.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher 0.348809 # Average percentage of cache occupancy 2806system.cpu1.l2cache.tags.occ_percent::total 0.838064 # Average percentage of cache occupancy 2807system.cpu1.l2cache.tags.occ_task_id_blocks::1022 9001 # Occupied blocks per task id 2808system.cpu1.l2cache.tags.occ_task_id_blocks::1023 85 # Occupied blocks per task id 2809system.cpu1.l2cache.tags.occ_task_id_blocks::1024 7069 # Occupied blocks per task id 2810system.cpu1.l2cache.tags.age_task_id_blocks_1022::0 110 # Occupied blocks per task id 2811system.cpu1.l2cache.tags.age_task_id_blocks_1022::1 838 # Occupied blocks per task id 2812system.cpu1.l2cache.tags.age_task_id_blocks_1022::2 3805 # Occupied blocks per task id 2813system.cpu1.l2cache.tags.age_task_id_blocks_1022::3 2947 # Occupied blocks per task id 2814system.cpu1.l2cache.tags.age_task_id_blocks_1022::4 1301 # Occupied blocks per task id 2815system.cpu1.l2cache.tags.age_task_id_blocks_1023::1 3 # Occupied blocks per task id 2816system.cpu1.l2cache.tags.age_task_id_blocks_1023::2 61 # Occupied blocks per task id 2817system.cpu1.l2cache.tags.age_task_id_blocks_1023::3 13 # Occupied blocks per task id 2818system.cpu1.l2cache.tags.age_task_id_blocks_1023::4 8 # Occupied blocks per task id 2819system.cpu1.l2cache.tags.age_task_id_blocks_1024::0 45 # Occupied blocks per task id 2820system.cpu1.l2cache.tags.age_task_id_blocks_1024::1 786 # Occupied blocks per task id 2821system.cpu1.l2cache.tags.age_task_id_blocks_1024::2 3475 # Occupied blocks per task id 2822system.cpu1.l2cache.tags.age_task_id_blocks_1024::3 2116 # Occupied blocks per task id 2823system.cpu1.l2cache.tags.age_task_id_blocks_1024::4 647 # Occupied blocks per task id 2824system.cpu1.l2cache.tags.occ_task_id_percent::1022 0.549377 # Percentage of cache occupancy per task id 2825system.cpu1.l2cache.tags.occ_task_id_percent::1023 0.005188 # Percentage of cache occupancy per task id 2826system.cpu1.l2cache.tags.occ_task_id_percent::1024 0.431458 # Percentage of cache occupancy per task id 2827system.cpu1.l2cache.tags.tag_accesses 248779915 # Number of tag accesses 2828system.cpu1.l2cache.tags.data_accesses 248779915 # Number of data accesses 2829system.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker 532626 # number of ReadReq hits 2830system.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker 172045 # number of ReadReq hits 2831system.cpu1.l2cache.ReadReq_hits::cpu1.inst 5284751 # number of ReadReq hits 2832system.cpu1.l2cache.ReadReq_hits::cpu1.data 2703668 # number of ReadReq hits 2833system.cpu1.l2cache.ReadReq_hits::total 8693090 # number of ReadReq hits 2834system.cpu1.l2cache.Writeback_hits::writebacks 3043623 # number of Writeback hits 2835system.cpu1.l2cache.Writeback_hits::total 3043623 # number of Writeback hits 2836system.cpu1.l2cache.UpgradeReq_hits::cpu1.data 90999 # number of UpgradeReq hits 2837system.cpu1.l2cache.UpgradeReq_hits::total 90999 # number of UpgradeReq hits 2838system.cpu1.l2cache.SCUpgradeReq_hits::cpu1.data 33582 # number of SCUpgradeReq hits 2839system.cpu1.l2cache.SCUpgradeReq_hits::total 33582 # number of SCUpgradeReq hits 2840system.cpu1.l2cache.ReadExReq_hits::cpu1.data 896481 # number of ReadExReq hits 2841system.cpu1.l2cache.ReadExReq_hits::total 896481 # number of ReadExReq hits 2842system.cpu1.l2cache.demand_hits::cpu1.dtb.walker 532626 # number of demand (read+write) hits 2843system.cpu1.l2cache.demand_hits::cpu1.itb.walker 172045 # number of demand (read+write) hits 2844system.cpu1.l2cache.demand_hits::cpu1.inst 5284751 # number of demand (read+write) hits 2845system.cpu1.l2cache.demand_hits::cpu1.data 3600149 # number of demand (read+write) hits 2846system.cpu1.l2cache.demand_hits::total 9589571 # number of demand (read+write) hits 2847system.cpu1.l2cache.overall_hits::cpu1.dtb.walker 532626 # number of overall hits 2848system.cpu1.l2cache.overall_hits::cpu1.itb.walker 172045 # number of overall hits 2849system.cpu1.l2cache.overall_hits::cpu1.inst 5284751 # number of overall hits 2850system.cpu1.l2cache.overall_hits::cpu1.data 3600149 # number of overall hits 2851system.cpu1.l2cache.overall_hits::total 9589571 # number of overall hits 2852system.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker 15803 # number of ReadReq misses 2853system.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker 12743 # number of ReadReq misses 2854system.cpu1.l2cache.ReadReq_misses::cpu1.inst 230826 # number of ReadReq misses 2855system.cpu1.l2cache.ReadReq_misses::cpu1.data 1092537 # number of ReadReq misses 2856system.cpu1.l2cache.ReadReq_misses::total 1351909 # number of ReadReq misses 2857system.cpu1.l2cache.Writeback_misses::writebacks 10 # number of Writeback misses 2858system.cpu1.l2cache.Writeback_misses::total 10 # number of Writeback misses 2859system.cpu1.l2cache.UpgradeReq_misses::cpu1.data 129352 # number of UpgradeReq misses 2860system.cpu1.l2cache.UpgradeReq_misses::total 129352 # number of UpgradeReq misses 2861system.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data 172689 # number of SCUpgradeReq misses 2862system.cpu1.l2cache.SCUpgradeReq_misses::total 172689 # number of SCUpgradeReq misses 2863system.cpu1.l2cache.SCUpgradeFailReq_misses::cpu1.data 17 # number of SCUpgradeFailReq misses 2864system.cpu1.l2cache.SCUpgradeFailReq_misses::total 17 # number of SCUpgradeFailReq misses 2865system.cpu1.l2cache.ReadExReq_misses::cpu1.data 259572 # number of ReadExReq misses 2866system.cpu1.l2cache.ReadExReq_misses::total 259572 # number of ReadExReq misses 2867system.cpu1.l2cache.demand_misses::cpu1.dtb.walker 15803 # number of demand (read+write) misses 2868system.cpu1.l2cache.demand_misses::cpu1.itb.walker 12743 # number of demand (read+write) misses 2869system.cpu1.l2cache.demand_misses::cpu1.inst 230826 # number of demand (read+write) misses 2870system.cpu1.l2cache.demand_misses::cpu1.data 1352109 # number of demand (read+write) misses 2871system.cpu1.l2cache.demand_misses::total 1611481 # number of demand (read+write) misses 2872system.cpu1.l2cache.overall_misses::cpu1.dtb.walker 15803 # number of overall misses 2873system.cpu1.l2cache.overall_misses::cpu1.itb.walker 12743 # number of overall misses 2874system.cpu1.l2cache.overall_misses::cpu1.inst 230826 # number of overall misses 2875system.cpu1.l2cache.overall_misses::cpu1.data 1352109 # number of overall misses 2876system.cpu1.l2cache.overall_misses::total 1611481 # number of overall misses 2877system.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker 757783063 # number of ReadReq miss cycles 2878system.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker 830879579 # number of ReadReq miss cycles 2879system.cpu1.l2cache.ReadReq_miss_latency::cpu1.inst 5925678894 # number of ReadReq miss cycles 2880system.cpu1.l2cache.ReadReq_miss_latency::cpu1.data 36970844217 # number of ReadReq miss cycles 2881system.cpu1.l2cache.ReadReq_miss_latency::total 44485185753 # number of ReadReq miss cycles 2882system.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data 2628732175 # number of UpgradeReq miss cycles 2883system.cpu1.l2cache.UpgradeReq_miss_latency::total 2628732175 # number of UpgradeReq miss cycles 2884system.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data 3477493272 # number of SCUpgradeReq miss cycles 2885system.cpu1.l2cache.SCUpgradeReq_miss_latency::total 3477493272 # number of SCUpgradeReq miss cycles 2886system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data 3782000 # number of SCUpgradeFailReq miss cycles 2887system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total 3782000 # number of SCUpgradeFailReq miss cycles 2888system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data 12238175338 # number of ReadExReq miss cycles 2889system.cpu1.l2cache.ReadExReq_miss_latency::total 12238175338 # number of ReadExReq miss cycles 2890system.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker 757783063 # number of demand (read+write) miss cycles 2891system.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker 830879579 # number of demand (read+write) miss cycles 2892system.cpu1.l2cache.demand_miss_latency::cpu1.inst 5925678894 # number of demand (read+write) miss cycles 2893system.cpu1.l2cache.demand_miss_latency::cpu1.data 49209019555 # number of demand (read+write) miss cycles 2894system.cpu1.l2cache.demand_miss_latency::total 56723361091 # number of demand (read+write) miss cycles 2895system.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker 757783063 # number of overall miss cycles 2896system.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker 830879579 # number of overall miss cycles 2897system.cpu1.l2cache.overall_miss_latency::cpu1.inst 5925678894 # number of overall miss cycles 2898system.cpu1.l2cache.overall_miss_latency::cpu1.data 49209019555 # number of overall miss cycles 2899system.cpu1.l2cache.overall_miss_latency::total 56723361091 # number of overall miss cycles 2900system.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker 548429 # number of ReadReq accesses(hits+misses) 2901system.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker 184788 # number of ReadReq accesses(hits+misses) 2902system.cpu1.l2cache.ReadReq_accesses::cpu1.inst 5515577 # number of ReadReq accesses(hits+misses) 2903system.cpu1.l2cache.ReadReq_accesses::cpu1.data 3796205 # number of ReadReq accesses(hits+misses) 2904system.cpu1.l2cache.ReadReq_accesses::total 10044999 # number of ReadReq accesses(hits+misses) 2905system.cpu1.l2cache.Writeback_accesses::writebacks 3043633 # number of Writeback accesses(hits+misses) 2906system.cpu1.l2cache.Writeback_accesses::total 3043633 # number of Writeback accesses(hits+misses) 2907system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data 220351 # number of UpgradeReq accesses(hits+misses) 2908system.cpu1.l2cache.UpgradeReq_accesses::total 220351 # number of UpgradeReq accesses(hits+misses) 2909system.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data 206271 # number of SCUpgradeReq accesses(hits+misses) 2910system.cpu1.l2cache.SCUpgradeReq_accesses::total 206271 # number of SCUpgradeReq accesses(hits+misses) 2911system.cpu1.l2cache.SCUpgradeFailReq_accesses::cpu1.data 17 # number of SCUpgradeFailReq accesses(hits+misses) 2912system.cpu1.l2cache.SCUpgradeFailReq_accesses::total 17 # number of SCUpgradeFailReq accesses(hits+misses) 2913system.cpu1.l2cache.ReadExReq_accesses::cpu1.data 1156053 # number of ReadExReq accesses(hits+misses) 2914system.cpu1.l2cache.ReadExReq_accesses::total 1156053 # number of ReadExReq accesses(hits+misses) 2915system.cpu1.l2cache.demand_accesses::cpu1.dtb.walker 548429 # number of demand (read+write) accesses 2916system.cpu1.l2cache.demand_accesses::cpu1.itb.walker 184788 # number of demand (read+write) accesses 2917system.cpu1.l2cache.demand_accesses::cpu1.inst 5515577 # number of demand (read+write) accesses 2918system.cpu1.l2cache.demand_accesses::cpu1.data 4952258 # number of demand (read+write) accesses 2919system.cpu1.l2cache.demand_accesses::total 11201052 # number of demand (read+write) accesses 2920system.cpu1.l2cache.overall_accesses::cpu1.dtb.walker 548429 # number of overall (read+write) accesses 2921system.cpu1.l2cache.overall_accesses::cpu1.itb.walker 184788 # number of overall (read+write) accesses 2922system.cpu1.l2cache.overall_accesses::cpu1.inst 5515577 # number of overall (read+write) accesses 2923system.cpu1.l2cache.overall_accesses::cpu1.data 4952258 # number of overall (read+write) accesses 2924system.cpu1.l2cache.overall_accesses::total 11201052 # number of overall (read+write) accesses 2925system.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker 0.028815 # miss rate for ReadReq accesses 2926system.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker 0.068960 # miss rate for ReadReq accesses 2927system.cpu1.l2cache.ReadReq_miss_rate::cpu1.inst 0.041850 # miss rate for ReadReq accesses 2928system.cpu1.l2cache.ReadReq_miss_rate::cpu1.data 0.287797 # miss rate for ReadReq accesses 2929system.cpu1.l2cache.ReadReq_miss_rate::total 0.134585 # miss rate for ReadReq accesses 2930system.cpu1.l2cache.Writeback_miss_rate::writebacks 0.000003 # miss rate for Writeback accesses 2931system.cpu1.l2cache.Writeback_miss_rate::total 0.000003 # miss rate for Writeback accesses 2932system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data 0.587027 # miss rate for UpgradeReq accesses 2933system.cpu1.l2cache.UpgradeReq_miss_rate::total 0.587027 # miss rate for UpgradeReq accesses 2934system.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data 0.837195 # miss rate for SCUpgradeReq accesses 2935system.cpu1.l2cache.SCUpgradeReq_miss_rate::total 0.837195 # miss rate for SCUpgradeReq accesses 2936system.cpu1.l2cache.SCUpgradeFailReq_miss_rate::cpu1.data 1 # miss rate for SCUpgradeFailReq accesses 2937system.cpu1.l2cache.SCUpgradeFailReq_miss_rate::total 1 # miss rate for SCUpgradeFailReq accesses 2938system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data 0.224533 # miss rate for ReadExReq accesses 2939system.cpu1.l2cache.ReadExReq_miss_rate::total 0.224533 # miss rate for ReadExReq accesses 2940system.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker 0.028815 # miss rate for demand accesses 2941system.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker 0.068960 # miss rate for demand accesses 2942system.cpu1.l2cache.demand_miss_rate::cpu1.inst 0.041850 # miss rate for demand accesses 2943system.cpu1.l2cache.demand_miss_rate::cpu1.data 0.273029 # miss rate for demand accesses 2944system.cpu1.l2cache.demand_miss_rate::total 0.143869 # miss rate for demand accesses 2945system.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker 0.028815 # miss rate for overall accesses 2946system.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker 0.068960 # miss rate for overall accesses 2947system.cpu1.l2cache.overall_miss_rate::cpu1.inst 0.041850 # miss rate for overall accesses 2948system.cpu1.l2cache.overall_miss_rate::cpu1.data 0.273029 # miss rate for overall accesses 2949system.cpu1.l2cache.overall_miss_rate::total 0.143869 # miss rate for overall accesses 2950system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 47951.848573 # average ReadReq miss latency 2951system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 65202.823432 # average ReadReq miss latency 2952system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.inst 25671.626654 # average ReadReq miss latency 2953system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.data 33839.443623 # average ReadReq miss latency 2954system.cpu1.l2cache.ReadReq_avg_miss_latency::total 32905.458691 # average ReadReq miss latency 2955system.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data 20322.315658 # average UpgradeReq miss latency 2956system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 20322.315658 # average UpgradeReq miss latency 2957system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data 20137.317791 # average SCUpgradeReq miss latency 2958system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total 20137.317791 # average SCUpgradeReq miss latency 2959system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data 222470.588235 # average SCUpgradeFailReq miss latency 2960system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total 222470.588235 # average SCUpgradeFailReq miss latency 2961system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 47147.517213 # average ReadExReq miss latency 2962system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 47147.517213 # average ReadExReq miss latency 2963system.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 47951.848573 # average overall miss latency 2964system.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 65202.823432 # average overall miss latency 2965system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 25671.626654 # average overall miss latency 2966system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 36394.269659 # average overall miss latency 2967system.cpu1.l2cache.demand_avg_miss_latency::total 35199.522111 # average overall miss latency 2968system.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 47951.848573 # average overall miss latency 2969system.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 65202.823432 # average overall miss latency 2970system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 25671.626654 # average overall miss latency 2971system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 36394.269659 # average overall miss latency 2972system.cpu1.l2cache.overall_avg_miss_latency::total 35199.522111 # average overall miss latency 2973system.cpu1.l2cache.blocked_cycles::no_mshrs 100701 # number of cycles access was blocked 2974system.cpu1.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 2975system.cpu1.l2cache.blocked::no_mshrs 5340 # number of cycles access was blocked 2976system.cpu1.l2cache.blocked::no_targets 0 # number of cycles access was blocked 2977system.cpu1.l2cache.avg_blocked_cycles::no_mshrs 18.857865 # average number of cycles each access was blocked 2978system.cpu1.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 2979system.cpu1.l2cache.fast_writes 0 # number of fast writes performed 2980system.cpu1.l2cache.cache_copies 0 # number of cache copies performed 2981system.cpu1.l2cache.writebacks::writebacks 1046487 # number of writebacks 2982system.cpu1.l2cache.writebacks::total 1046487 # number of writebacks 2983system.cpu1.l2cache.ReadReq_mshr_hits::cpu1.dtb.walker 8 # number of ReadReq MSHR hits 2984system.cpu1.l2cache.ReadReq_mshr_hits::cpu1.itb.walker 151 # number of ReadReq MSHR hits 2985system.cpu1.l2cache.ReadReq_mshr_hits::cpu1.inst 60238 # number of ReadReq MSHR hits 2986system.cpu1.l2cache.ReadReq_mshr_hits::cpu1.data 6632 # number of ReadReq MSHR hits 2987system.cpu1.l2cache.ReadReq_mshr_hits::total 67029 # number of ReadReq MSHR hits 2988system.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data 32310 # number of ReadExReq MSHR hits 2989system.cpu1.l2cache.ReadExReq_mshr_hits::total 32310 # number of ReadExReq MSHR hits 2990system.cpu1.l2cache.demand_mshr_hits::cpu1.dtb.walker 8 # number of demand (read+write) MSHR hits 2991system.cpu1.l2cache.demand_mshr_hits::cpu1.itb.walker 151 # number of demand (read+write) MSHR hits 2992system.cpu1.l2cache.demand_mshr_hits::cpu1.inst 60238 # number of demand (read+write) MSHR hits 2993system.cpu1.l2cache.demand_mshr_hits::cpu1.data 38942 # number of demand (read+write) MSHR hits 2994system.cpu1.l2cache.demand_mshr_hits::total 99339 # number of demand (read+write) MSHR hits 2995system.cpu1.l2cache.overall_mshr_hits::cpu1.dtb.walker 8 # number of overall MSHR hits 2996system.cpu1.l2cache.overall_mshr_hits::cpu1.itb.walker 151 # number of overall MSHR hits 2997system.cpu1.l2cache.overall_mshr_hits::cpu1.inst 60238 # number of overall MSHR hits 2998system.cpu1.l2cache.overall_mshr_hits::cpu1.data 38942 # number of overall MSHR hits 2999system.cpu1.l2cache.overall_mshr_hits::total 99339 # number of overall MSHR hits 3000system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker 15795 # number of ReadReq MSHR misses 3001system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker 12592 # number of ReadReq MSHR misses 3002system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.inst 170588 # number of ReadReq MSHR misses 3003system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.data 1085905 # number of ReadReq MSHR misses 3004system.cpu1.l2cache.ReadReq_mshr_misses::total 1284880 # number of ReadReq MSHR misses 3005system.cpu1.l2cache.Writeback_mshr_misses::writebacks 10 # number of Writeback MSHR misses 3006system.cpu1.l2cache.Writeback_mshr_misses::total 10 # number of Writeback MSHR misses 3007system.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher 2771770 # number of HardPFReq MSHR misses 3008system.cpu1.l2cache.HardPFReq_mshr_misses::total 2771770 # number of HardPFReq MSHR misses 3009system.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data 129352 # number of UpgradeReq MSHR misses 3010system.cpu1.l2cache.UpgradeReq_mshr_misses::total 129352 # number of UpgradeReq MSHR misses 3011system.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data 172689 # number of SCUpgradeReq MSHR misses 3012system.cpu1.l2cache.SCUpgradeReq_mshr_misses::total 172689 # number of SCUpgradeReq MSHR misses 3013system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::cpu1.data 17 # number of SCUpgradeFailReq MSHR misses 3014system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::total 17 # number of SCUpgradeFailReq MSHR misses 3015system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data 227262 # number of ReadExReq MSHR misses 3016system.cpu1.l2cache.ReadExReq_mshr_misses::total 227262 # number of ReadExReq MSHR misses 3017system.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker 15795 # number of demand (read+write) MSHR misses 3018system.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker 12592 # number of demand (read+write) MSHR misses 3019system.cpu1.l2cache.demand_mshr_misses::cpu1.inst 170588 # number of demand (read+write) MSHR misses 3020system.cpu1.l2cache.demand_mshr_misses::cpu1.data 1313167 # number of demand (read+write) MSHR misses 3021system.cpu1.l2cache.demand_mshr_misses::total 1512142 # number of demand (read+write) MSHR misses 3022system.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker 15795 # number of overall MSHR misses 3023system.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker 12592 # number of overall MSHR misses 3024system.cpu1.l2cache.overall_mshr_misses::cpu1.inst 170588 # number of overall MSHR misses 3025system.cpu1.l2cache.overall_mshr_misses::cpu1.data 1313167 # number of overall MSHR misses 3026system.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher 2771770 # number of overall MSHR misses 3027system.cpu1.l2cache.overall_mshr_misses::total 4283912 # number of overall MSHR misses 3028system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker 645813787 # number of ReadReq MSHR miss cycles 3029system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker 733692803 # number of ReadReq MSHR miss cycles 3030system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.inst 3707806163 # number of ReadReq MSHR miss cycles 3031system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.data 29075430940 # number of ReadReq MSHR miss cycles 3032system.cpu1.l2cache.ReadReq_mshr_miss_latency::total 34162743693 # number of ReadReq MSHR miss cycles 3033system.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher 88845492183 # number of HardPFReq MSHR miss cycles 3034system.cpu1.l2cache.HardPFReq_mshr_miss_latency::total 88845492183 # number of HardPFReq MSHR miss cycles 3035system.cpu1.l2cache.WriteInvalidateReq_mshr_miss_latency::cpu1.data 25545271269 # number of WriteInvalidateReq MSHR miss cycles 3036system.cpu1.l2cache.WriteInvalidateReq_mshr_miss_latency::total 25545271269 # number of WriteInvalidateReq MSHR miss cycles 3037system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data 2271880441 # number of UpgradeReq MSHR miss cycles 3038system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total 2271880441 # number of UpgradeReq MSHR miss cycles 3039system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data 2355036377 # number of SCUpgradeReq MSHR miss cycles 3040system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total 2355036377 # number of SCUpgradeReq MSHR miss cycles 3041system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data 3117000 # number of SCUpgradeFailReq MSHR miss cycles 3042system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 3117000 # number of SCUpgradeFailReq MSHR miss cycles 3043system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data 8386609809 # number of ReadExReq MSHR miss cycles 3044system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 8386609809 # number of ReadExReq MSHR miss cycles 3045system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker 645813787 # number of demand (read+write) MSHR miss cycles 3046system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker 733692803 # number of demand (read+write) MSHR miss cycles 3047system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst 3707806163 # number of demand (read+write) MSHR miss cycles 3048system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data 37462040749 # number of demand (read+write) MSHR miss cycles 3049system.cpu1.l2cache.demand_mshr_miss_latency::total 42549353502 # number of demand (read+write) MSHR miss cycles 3050system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker 645813787 # number of overall MSHR miss cycles 3051system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker 733692803 # number of overall MSHR miss cycles 3052system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst 3707806163 # number of overall MSHR miss cycles 3053system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data 37462040749 # number of overall MSHR miss cycles 3054system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 88845492183 # number of overall MSHR miss cycles 3055system.cpu1.l2cache.overall_mshr_miss_latency::total 131394845685 # number of overall MSHR miss cycles 3056system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst 5617250 # number of ReadReq MSHR uncacheable cycles 3057system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data 522273803 # number of ReadReq MSHR uncacheable cycles 3058system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total 527891053 # number of ReadReq MSHR uncacheable cycles 3059system.cpu1.l2cache.WriteReq_mshr_uncacheable_latency::cpu1.data 592984543 # number of WriteReq MSHR uncacheable cycles 3060system.cpu1.l2cache.WriteReq_mshr_uncacheable_latency::total 592984543 # number of WriteReq MSHR uncacheable cycles 3061system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst 5617250 # number of overall MSHR uncacheable cycles 3062system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data 1115258346 # number of overall MSHR uncacheable cycles 3063system.cpu1.l2cache.overall_mshr_uncacheable_latency::total 1120875596 # number of overall MSHR uncacheable cycles 3064system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.028800 # mshr miss rate for ReadReq accesses 3065system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.068143 # mshr miss rate for ReadReq accesses 3066system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.inst 0.030928 # mshr miss rate for ReadReq accesses 3067system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.data 0.286050 # mshr miss rate for ReadReq accesses 3068system.cpu1.l2cache.ReadReq_mshr_miss_rate::total 0.127912 # mshr miss rate for ReadReq accesses 3069system.cpu1.l2cache.Writeback_mshr_miss_rate::writebacks 0.000003 # mshr miss rate for Writeback accesses 3070system.cpu1.l2cache.Writeback_mshr_miss_rate::total 0.000003 # mshr miss rate for Writeback accesses 3071system.cpu1.l2cache.HardPFReq_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 3072system.cpu1.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses 3073system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data 0.587027 # mshr miss rate for UpgradeReq accesses 3074system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total 0.587027 # mshr miss rate for UpgradeReq accesses 3075system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.837195 # mshr miss rate for SCUpgradeReq accesses 3076system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.837195 # mshr miss rate for SCUpgradeReq accesses 3077system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for SCUpgradeFailReq accesses 3078system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeFailReq accesses 3079system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data 0.196584 # mshr miss rate for ReadExReq accesses 3080system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total 0.196584 # mshr miss rate for ReadExReq accesses 3081system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker 0.028800 # mshr miss rate for demand accesses 3082system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker 0.068143 # mshr miss rate for demand accesses 3083system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst 0.030928 # mshr miss rate for demand accesses 3084system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data 0.265165 # mshr miss rate for demand accesses 3085system.cpu1.l2cache.demand_mshr_miss_rate::total 0.135000 # mshr miss rate for demand accesses 3086system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker 0.028800 # mshr miss rate for overall accesses 3087system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker 0.068143 # mshr miss rate for overall accesses 3088system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst 0.030928 # mshr miss rate for overall accesses 3089system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data 0.265165 # mshr miss rate for overall accesses 3090system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for overall accesses 3091system.cpu1.l2cache.overall_mshr_miss_rate::total 0.382456 # mshr miss rate for overall accesses 3092system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 40887.229313 # average ReadReq mshr miss latency 3093system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 58266.582195 # average ReadReq mshr miss latency 3094system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.inst 21735.445418 # average ReadReq mshr miss latency 3095system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.data 26775.298889 # average ReadReq mshr miss latency 3096system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 26588.275709 # average ReadReq mshr miss latency 3097system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 32053.702935 # average HardPFReq mshr miss latency 3098system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 32053.702935 # average HardPFReq mshr miss latency 3099system.cpu1.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::cpu1.data inf # average WriteInvalidateReq mshr miss latency 3100system.cpu1.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::total inf # average WriteInvalidateReq mshr miss latency 3101system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 17563.550939 # average UpgradeReq mshr miss latency 3102system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 17563.550939 # average UpgradeReq mshr miss latency 3103system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 13637.442900 # average SCUpgradeReq mshr miss latency 3104system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 13637.442900 # average SCUpgradeReq mshr miss latency 3105system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data 183352.941176 # average SCUpgradeFailReq mshr miss latency 3106system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 183352.941176 # average SCUpgradeFailReq mshr miss latency 3107system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 36902.824973 # average ReadExReq mshr miss latency 3108system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 36902.824973 # average ReadExReq mshr miss latency 3109system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 40887.229313 # average overall mshr miss latency 3110system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 58266.582195 # average overall mshr miss latency 3111system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 21735.445418 # average overall mshr miss latency 3112system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 28528.009575 # average overall mshr miss latency 3113system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 28138.464180 # average overall mshr miss latency 3114system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 40887.229313 # average overall mshr miss latency 3115system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 58266.582195 # average overall mshr miss latency 3116system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 21735.445418 # average overall mshr miss latency 3117system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 28528.009575 # average overall mshr miss latency 3118system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 32053.702935 # average overall mshr miss latency 3119system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 30671.695797 # average overall mshr miss latency 3120system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency 3121system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency 3122system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 3123system.cpu1.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency 3124system.cpu1.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 3125system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency 3126system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency 3127system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 3128system.cpu1.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 3129system.cpu1.dcache.tags.replacements 5270583 # number of replacements 3130system.cpu1.dcache.tags.tagsinuse 418.735038 # Cycle average of tags in use 3131system.cpu1.dcache.tags.total_refs 145844611 # Total number of references to valid blocks. 3132system.cpu1.dcache.tags.sampled_refs 5271093 # Sample count of references to valid blocks. 3133system.cpu1.dcache.tags.avg_refs 27.668761 # Average number of references to valid blocks. 3134system.cpu1.dcache.tags.warmup_cycle 8472891797000 # Cycle when the warmup percentage was hit. 3135system.cpu1.dcache.tags.occ_blocks::cpu1.data 418.735038 # Average occupied blocks per requestor 3136system.cpu1.dcache.tags.occ_percent::cpu1.data 0.817842 # Average percentage of cache occupancy 3137system.cpu1.dcache.tags.occ_percent::total 0.817842 # Average percentage of cache occupancy 3138system.cpu1.dcache.tags.occ_task_id_blocks::1024 510 # Occupied blocks per task id 3139system.cpu1.dcache.tags.age_task_id_blocks_1024::0 101 # Occupied blocks per task id 3140system.cpu1.dcache.tags.age_task_id_blocks_1024::1 386 # Occupied blocks per task id 3141system.cpu1.dcache.tags.age_task_id_blocks_1024::2 23 # Occupied blocks per task id 3142system.cpu1.dcache.tags.occ_task_id_percent::1024 0.996094 # Percentage of cache occupancy per task id 3143system.cpu1.dcache.tags.tag_accesses 326008687 # Number of tag accesses 3144system.cpu1.dcache.tags.data_accesses 326008687 # Number of data accesses 3145system.cpu1.dcache.ReadReq_hits::cpu1.data 76031229 # number of ReadReq hits 3146system.cpu1.dcache.ReadReq_hits::total 76031229 # number of ReadReq hits 3147system.cpu1.dcache.WriteReq_hits::cpu1.data 65289331 # number of WriteReq hits 3148system.cpu1.dcache.WriteReq_hits::total 65289331 # number of WriteReq hits 3149system.cpu1.dcache.SoftPFReq_hits::cpu1.data 171825 # number of SoftPFReq hits 3150system.cpu1.dcache.SoftPFReq_hits::total 171825 # number of SoftPFReq hits 3151system.cpu1.dcache.WriteInvalidateReq_hits::cpu1.data 535551 # number of WriteInvalidateReq hits 3152system.cpu1.dcache.WriteInvalidateReq_hits::total 535551 # number of WriteInvalidateReq hits 3153system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 1744878 # number of LoadLockedReq hits 3154system.cpu1.dcache.LoadLockedReq_hits::total 1744878 # number of LoadLockedReq hits 3155system.cpu1.dcache.StoreCondReq_hits::cpu1.data 1734724 # number of StoreCondReq hits 3156system.cpu1.dcache.StoreCondReq_hits::total 1734724 # number of StoreCondReq hits 3157system.cpu1.dcache.demand_hits::cpu1.data 141320560 # number of demand (read+write) hits 3158system.cpu1.dcache.demand_hits::total 141320560 # number of demand (read+write) hits 3159system.cpu1.dcache.overall_hits::cpu1.data 141492385 # number of overall hits 3160system.cpu1.dcache.overall_hits::total 141492385 # number of overall hits 3161system.cpu1.dcache.ReadReq_misses::cpu1.data 6360074 # number of ReadReq misses 3162system.cpu1.dcache.ReadReq_misses::total 6360074 # number of ReadReq misses 3163system.cpu1.dcache.WriteReq_misses::cpu1.data 7315323 # number of WriteReq misses 3164system.cpu1.dcache.WriteReq_misses::total 7315323 # number of WriteReq misses 3165system.cpu1.dcache.SoftPFReq_misses::cpu1.data 690767 # number of SoftPFReq misses 3166system.cpu1.dcache.SoftPFReq_misses::total 690767 # number of SoftPFReq misses 3167system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 239985 # number of LoadLockedReq misses 3168system.cpu1.dcache.LoadLockedReq_misses::total 239985 # number of LoadLockedReq misses 3169system.cpu1.dcache.StoreCondReq_misses::cpu1.data 206300 # number of StoreCondReq misses 3170system.cpu1.dcache.StoreCondReq_misses::total 206300 # number of StoreCondReq misses 3171system.cpu1.dcache.demand_misses::cpu1.data 13675397 # number of demand (read+write) misses 3172system.cpu1.dcache.demand_misses::total 13675397 # number of demand (read+write) misses 3173system.cpu1.dcache.overall_misses::cpu1.data 14366164 # number of overall misses 3174system.cpu1.dcache.overall_misses::total 14366164 # number of overall misses 3175system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 96502365280 # number of ReadReq miss cycles 3176system.cpu1.dcache.ReadReq_miss_latency::total 96502365280 # number of ReadReq miss cycles 3177system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 122289774326 # number of WriteReq miss cycles 3178system.cpu1.dcache.WriteReq_miss_latency::total 122289774326 # number of WriteReq miss cycles 3179system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 3384586861 # number of LoadLockedReq miss cycles 3180system.cpu1.dcache.LoadLockedReq_miss_latency::total 3384586861 # number of LoadLockedReq miss cycles 3181system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 4391846948 # number of StoreCondReq miss cycles 3182system.cpu1.dcache.StoreCondReq_miss_latency::total 4391846948 # number of StoreCondReq miss cycles 3183system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data 4067000 # number of StoreCondFailReq miss cycles 3184system.cpu1.dcache.StoreCondFailReq_miss_latency::total 4067000 # number of StoreCondFailReq miss cycles 3185system.cpu1.dcache.demand_miss_latency::cpu1.data 218792139606 # number of demand (read+write) miss cycles 3186system.cpu1.dcache.demand_miss_latency::total 218792139606 # number of demand (read+write) miss cycles 3187system.cpu1.dcache.overall_miss_latency::cpu1.data 218792139606 # number of overall miss cycles 3188system.cpu1.dcache.overall_miss_latency::total 218792139606 # number of overall miss cycles 3189system.cpu1.dcache.ReadReq_accesses::cpu1.data 82391303 # number of ReadReq accesses(hits+misses) 3190system.cpu1.dcache.ReadReq_accesses::total 82391303 # number of ReadReq accesses(hits+misses) 3191system.cpu1.dcache.WriteReq_accesses::cpu1.data 72604654 # number of WriteReq accesses(hits+misses) 3192system.cpu1.dcache.WriteReq_accesses::total 72604654 # number of WriteReq accesses(hits+misses) 3193system.cpu1.dcache.SoftPFReq_accesses::cpu1.data 862592 # number of SoftPFReq accesses(hits+misses) 3194system.cpu1.dcache.SoftPFReq_accesses::total 862592 # number of SoftPFReq accesses(hits+misses) 3195system.cpu1.dcache.WriteInvalidateReq_accesses::cpu1.data 535551 # number of WriteInvalidateReq accesses(hits+misses) 3196system.cpu1.dcache.WriteInvalidateReq_accesses::total 535551 # number of WriteInvalidateReq accesses(hits+misses) 3197system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 1984863 # number of LoadLockedReq accesses(hits+misses) 3198system.cpu1.dcache.LoadLockedReq_accesses::total 1984863 # number of LoadLockedReq accesses(hits+misses) 3199system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 1941024 # number of StoreCondReq accesses(hits+misses) 3200system.cpu1.dcache.StoreCondReq_accesses::total 1941024 # number of StoreCondReq accesses(hits+misses) 3201system.cpu1.dcache.demand_accesses::cpu1.data 154995957 # number of demand (read+write) accesses 3202system.cpu1.dcache.demand_accesses::total 154995957 # number of demand (read+write) accesses 3203system.cpu1.dcache.overall_accesses::cpu1.data 155858549 # number of overall (read+write) accesses 3204system.cpu1.dcache.overall_accesses::total 155858549 # number of overall (read+write) accesses 3205system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.077194 # miss rate for ReadReq accesses 3206system.cpu1.dcache.ReadReq_miss_rate::total 0.077194 # miss rate for ReadReq accesses 3207system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.100756 # miss rate for WriteReq accesses 3208system.cpu1.dcache.WriteReq_miss_rate::total 0.100756 # miss rate for WriteReq accesses 3209system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data 0.800804 # miss rate for SoftPFReq accesses 3210system.cpu1.dcache.SoftPFReq_miss_rate::total 0.800804 # miss rate for SoftPFReq accesses 3211system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.120908 # miss rate for LoadLockedReq accesses 3212system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.120908 # miss rate for LoadLockedReq accesses 3213system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.106284 # miss rate for StoreCondReq accesses 3214system.cpu1.dcache.StoreCondReq_miss_rate::total 0.106284 # miss rate for StoreCondReq accesses 3215system.cpu1.dcache.demand_miss_rate::cpu1.data 0.088231 # miss rate for demand accesses 3216system.cpu1.dcache.demand_miss_rate::total 0.088231 # miss rate for demand accesses 3217system.cpu1.dcache.overall_miss_rate::cpu1.data 0.092174 # miss rate for overall accesses 3218system.cpu1.dcache.overall_miss_rate::total 0.092174 # miss rate for overall accesses 3219system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15173.151331 # average ReadReq miss latency 3220system.cpu1.dcache.ReadReq_avg_miss_latency::total 15173.151331 # average ReadReq miss latency 3221system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 16716.934348 # average WriteReq miss latency 3222system.cpu1.dcache.WriteReq_avg_miss_latency::total 16716.934348 # average WriteReq miss latency 3223system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14103.326712 # average LoadLockedReq miss latency 3224system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 14103.326712 # average LoadLockedReq miss latency 3225system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 21288.642501 # average StoreCondReq miss latency 3226system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 21288.642501 # average StoreCondReq miss latency 3227system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data inf # average StoreCondFailReq miss latency 3228system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency 3229system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 15998.960733 # average overall miss latency 3230system.cpu1.dcache.demand_avg_miss_latency::total 15998.960733 # average overall miss latency 3231system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 15229.684111 # average overall miss latency 3232system.cpu1.dcache.overall_avg_miss_latency::total 15229.684111 # average overall miss latency 3233system.cpu1.dcache.blocked_cycles::no_mshrs 8615413 # number of cycles access was blocked 3234system.cpu1.dcache.blocked_cycles::no_targets 17976416 # number of cycles access was blocked 3235system.cpu1.dcache.blocked::no_mshrs 462301 # number of cycles access was blocked 3236system.cpu1.dcache.blocked::no_targets 741969 # number of cycles access was blocked 3237system.cpu1.dcache.avg_blocked_cycles::no_mshrs 18.635938 # average number of cycles each access was blocked 3238system.cpu1.dcache.avg_blocked_cycles::no_targets 24.227988 # average number of cycles each access was blocked 3239system.cpu1.dcache.fast_writes 535551 # number of fast writes performed 3240system.cpu1.dcache.cache_copies 0 # number of cache copies performed 3241system.cpu1.dcache.writebacks::writebacks 3043634 # number of writebacks 3242system.cpu1.dcache.writebacks::total 3043634 # number of writebacks 3243system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 3366977 # number of ReadReq MSHR hits 3244system.cpu1.dcache.ReadReq_mshr_hits::total 3366977 # number of ReadReq MSHR hits 3245system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 5934775 # number of WriteReq MSHR hits 3246system.cpu1.dcache.WriteReq_mshr_hits::total 5934775 # number of WriteReq MSHR hits 3247system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 123858 # number of LoadLockedReq MSHR hits 3248system.cpu1.dcache.LoadLockedReq_mshr_hits::total 123858 # number of LoadLockedReq MSHR hits 3249system.cpu1.dcache.demand_mshr_hits::cpu1.data 9301752 # number of demand (read+write) MSHR hits 3250system.cpu1.dcache.demand_mshr_hits::total 9301752 # number of demand (read+write) MSHR hits 3251system.cpu1.dcache.overall_mshr_hits::cpu1.data 9301752 # number of overall MSHR hits 3252system.cpu1.dcache.overall_mshr_hits::total 9301752 # number of overall MSHR hits 3253system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 2993097 # number of ReadReq MSHR misses 3254system.cpu1.dcache.ReadReq_mshr_misses::total 2993097 # number of ReadReq MSHR misses 3255system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 1369794 # number of WriteReq MSHR misses 3256system.cpu1.dcache.WriteReq_mshr_misses::total 1369794 # number of WriteReq MSHR misses 3257system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data 690691 # number of SoftPFReq MSHR misses 3258system.cpu1.dcache.SoftPFReq_mshr_misses::total 690691 # number of SoftPFReq MSHR misses 3259system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 116127 # number of LoadLockedReq MSHR misses 3260system.cpu1.dcache.LoadLockedReq_mshr_misses::total 116127 # number of LoadLockedReq MSHR misses 3261system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 206288 # number of StoreCondReq MSHR misses 3262system.cpu1.dcache.StoreCondReq_mshr_misses::total 206288 # number of StoreCondReq MSHR misses 3263system.cpu1.dcache.demand_mshr_misses::cpu1.data 4362891 # number of demand (read+write) MSHR misses 3264system.cpu1.dcache.demand_mshr_misses::total 4362891 # number of demand (read+write) MSHR misses 3265system.cpu1.dcache.overall_mshr_misses::cpu1.data 5053582 # number of overall MSHR misses 3266system.cpu1.dcache.overall_mshr_misses::total 5053582 # number of overall MSHR misses 3267system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 38940153004 # number of ReadReq MSHR miss cycles 3268system.cpu1.dcache.ReadReq_mshr_miss_latency::total 38940153004 # number of ReadReq MSHR miss cycles 3269system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 23265516814 # number of WriteReq MSHR miss cycles 3270system.cpu1.dcache.WriteReq_mshr_miss_latency::total 23265516814 # number of WriteReq MSHR miss cycles 3271system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data 16955467787 # number of SoftPFReq MSHR miss cycles 3272system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 16955467787 # number of SoftPFReq MSHR miss cycles 3273system.cpu1.dcache.WriteInvalidateReq_mshr_miss_latency::cpu1.data 29882890933 # number of WriteInvalidateReq MSHR miss cycles 3274system.cpu1.dcache.WriteInvalidateReq_mshr_miss_latency::total 29882890933 # number of WriteInvalidateReq MSHR miss cycles 3275system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 1431846930 # number of LoadLockedReq MSHR miss cycles 3276system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 1431846930 # number of LoadLockedReq MSHR miss cycles 3277system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 3970245052 # number of StoreCondReq MSHR miss cycles 3278system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 3970245052 # number of StoreCondReq MSHR miss cycles 3279system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data 3877000 # number of StoreCondFailReq MSHR miss cycles 3280system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total 3877000 # number of StoreCondFailReq MSHR miss cycles 3281system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 62205669818 # number of demand (read+write) MSHR miss cycles 3282system.cpu1.dcache.demand_mshr_miss_latency::total 62205669818 # number of demand (read+write) MSHR miss cycles 3283system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 79161137605 # number of overall MSHR miss cycles 3284system.cpu1.dcache.overall_mshr_miss_latency::total 79161137605 # number of overall MSHR miss cycles 3285system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 568928684 # number of ReadReq MSHR uncacheable cycles 3286system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 568928684 # number of ReadReq MSHR uncacheable cycles 3287system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 634602446 # number of WriteReq MSHR uncacheable cycles 3288system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 634602446 # number of WriteReq MSHR uncacheable cycles 3289system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 1203531130 # number of overall MSHR uncacheable cycles 3290system.cpu1.dcache.overall_mshr_uncacheable_latency::total 1203531130 # number of overall MSHR uncacheable cycles 3291system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.036328 # mshr miss rate for ReadReq accesses 3292system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.036328 # mshr miss rate for ReadReq accesses 3293system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.018866 # mshr miss rate for WriteReq accesses 3294system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.018866 # mshr miss rate for WriteReq accesses 3295system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data 0.800716 # mshr miss rate for SoftPFReq accesses 3296system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total 0.800716 # mshr miss rate for SoftPFReq accesses 3297system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.058506 # mshr miss rate for LoadLockedReq accesses 3298system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.058506 # mshr miss rate for LoadLockedReq accesses 3299system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.106278 # mshr miss rate for StoreCondReq accesses 3300system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.106278 # mshr miss rate for StoreCondReq accesses 3301system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.028148 # mshr miss rate for demand accesses 3302system.cpu1.dcache.demand_mshr_miss_rate::total 0.028148 # mshr miss rate for demand accesses 3303system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.032424 # mshr miss rate for overall accesses 3304system.cpu1.dcache.overall_mshr_miss_rate::total 0.032424 # mshr miss rate for overall accesses 3305system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13009.986981 # average ReadReq mshr miss latency 3306system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13009.986981 # average ReadReq mshr miss latency 3307system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 16984.682963 # average WriteReq mshr miss latency 3308system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 16984.682963 # average WriteReq mshr miss latency 3309system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 24548.557585 # average SoftPFReq mshr miss latency 3310system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 24548.557585 # average SoftPFReq mshr miss latency 3311system.cpu1.dcache.WriteInvalidateReq_avg_mshr_miss_latency::cpu1.data inf # average WriteInvalidateReq mshr miss latency 3312system.cpu1.dcache.WriteInvalidateReq_avg_mshr_miss_latency::total inf # average WriteInvalidateReq mshr miss latency 3313system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 12330.008783 # average LoadLockedReq mshr miss latency 3314system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12330.008783 # average LoadLockedReq mshr miss latency 3315system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 19246.127026 # average StoreCondReq mshr miss latency 3316system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 19246.127026 # average StoreCondReq mshr miss latency 3317system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data inf # average StoreCondFailReq mshr miss latency 3318system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency 3319system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 14257.901428 # average overall mshr miss latency 3320system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14257.901428 # average overall mshr miss latency 3321system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 15664.361953 # average overall mshr miss latency 3322system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15664.361953 # average overall mshr miss latency 3323system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency 3324system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 3325system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency 3326system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 3327system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency 3328system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 3329system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 3330system.iocache.tags.replacements 115615 # number of replacements 3331system.iocache.tags.tagsinuse 11.386738 # Cycle average of tags in use 3332system.iocache.tags.total_refs 3 # Total number of references to valid blocks. 3333system.iocache.tags.sampled_refs 115631 # Sample count of references to valid blocks. 3334system.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks. 3335system.iocache.tags.warmup_cycle 9111214571000 # Cycle when the warmup percentage was hit. 3336system.iocache.tags.occ_blocks::realview.ethernet 3.838966 # Average occupied blocks per requestor 3337system.iocache.tags.occ_blocks::realview.ide 7.547771 # Average occupied blocks per requestor 3338system.iocache.tags.occ_percent::realview.ethernet 0.239935 # Average percentage of cache occupancy 3339system.iocache.tags.occ_percent::realview.ide 0.471736 # Average percentage of cache occupancy 3340system.iocache.tags.occ_percent::total 0.711671 # Average percentage of cache occupancy 3341system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id 3342system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id 3343system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id 3344system.iocache.tags.tag_accesses 1042022 # Number of tag accesses 3345system.iocache.tags.data_accesses 1042022 # Number of data accesses 3346system.iocache.WriteInvalidateReq_hits::realview.ide 106728 # number of WriteInvalidateReq hits 3347system.iocache.WriteInvalidateReq_hits::total 106728 # number of WriteInvalidateReq hits 3348system.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses 3349system.iocache.ReadReq_misses::realview.ide 8889 # number of ReadReq misses 3350system.iocache.ReadReq_misses::total 8926 # number of ReadReq misses 3351system.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses 3352system.iocache.WriteReq_misses::total 3 # number of WriteReq misses 3353system.iocache.WriteInvalidateReq_misses::realview.ide 139 # number of WriteInvalidateReq misses 3354system.iocache.WriteInvalidateReq_misses::total 139 # number of WriteInvalidateReq misses 3355system.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses 3356system.iocache.demand_misses::realview.ide 8889 # number of demand (read+write) misses 3357system.iocache.demand_misses::total 8929 # number of demand (read+write) misses 3358system.iocache.overall_misses::realview.ethernet 40 # number of overall misses 3359system.iocache.overall_misses::realview.ide 8889 # number of overall misses 3360system.iocache.overall_misses::total 8929 # number of overall misses 3361system.iocache.ReadReq_miss_latency::realview.ethernet 5695000 # number of ReadReq miss cycles 3362system.iocache.ReadReq_miss_latency::realview.ide 1981823591 # number of ReadReq miss cycles 3363system.iocache.ReadReq_miss_latency::total 1987518591 # number of ReadReq miss cycles 3364system.iocache.WriteReq_miss_latency::realview.ethernet 365000 # number of WriteReq miss cycles 3365system.iocache.WriteReq_miss_latency::total 365000 # number of WriteReq miss cycles 3366system.iocache.demand_miss_latency::realview.ethernet 6060000 # number of demand (read+write) miss cycles 3367system.iocache.demand_miss_latency::realview.ide 1981823591 # number of demand (read+write) miss cycles 3368system.iocache.demand_miss_latency::total 1987883591 # number of demand (read+write) miss cycles 3369system.iocache.overall_miss_latency::realview.ethernet 6060000 # number of overall miss cycles 3370system.iocache.overall_miss_latency::realview.ide 1981823591 # number of overall miss cycles 3371system.iocache.overall_miss_latency::total 1987883591 # number of overall miss cycles 3372system.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses) 3373system.iocache.ReadReq_accesses::realview.ide 8889 # number of ReadReq accesses(hits+misses) 3374system.iocache.ReadReq_accesses::total 8926 # number of ReadReq accesses(hits+misses) 3375system.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses) 3376system.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses) 3377system.iocache.WriteInvalidateReq_accesses::realview.ide 106867 # number of WriteInvalidateReq accesses(hits+misses) 3378system.iocache.WriteInvalidateReq_accesses::total 106867 # number of WriteInvalidateReq accesses(hits+misses) 3379system.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses 3380system.iocache.demand_accesses::realview.ide 8889 # number of demand (read+write) accesses 3381system.iocache.demand_accesses::total 8929 # number of demand (read+write) accesses 3382system.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses 3383system.iocache.overall_accesses::realview.ide 8889 # number of overall (read+write) accesses 3384system.iocache.overall_accesses::total 8929 # number of overall (read+write) accesses 3385system.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses 3386system.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses 3387system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses 3388system.iocache.WriteReq_miss_rate::realview.ethernet 1 # miss rate for WriteReq accesses 3389system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses 3390system.iocache.WriteInvalidateReq_miss_rate::realview.ide 0.001301 # miss rate for WriteInvalidateReq accesses 3391system.iocache.WriteInvalidateReq_miss_rate::total 0.001301 # miss rate for WriteInvalidateReq accesses 3392system.iocache.demand_miss_rate::realview.ethernet 1 # miss rate for demand accesses 3393system.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses 3394system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses 3395system.iocache.overall_miss_rate::realview.ethernet 1 # miss rate for overall accesses 3396system.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses 3397system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses 3398system.iocache.ReadReq_avg_miss_latency::realview.ethernet 153918.918919 # average ReadReq miss latency 3399system.iocache.ReadReq_avg_miss_latency::realview.ide 222952.367083 # average ReadReq miss latency 3400system.iocache.ReadReq_avg_miss_latency::total 222666.210060 # average ReadReq miss latency 3401system.iocache.WriteReq_avg_miss_latency::realview.ethernet 121666.666667 # average WriteReq miss latency 3402system.iocache.WriteReq_avg_miss_latency::total 121666.666667 # average WriteReq miss latency 3403system.iocache.demand_avg_miss_latency::realview.ethernet 151500 # average overall miss latency 3404system.iocache.demand_avg_miss_latency::realview.ide 222952.367083 # average overall miss latency 3405system.iocache.demand_avg_miss_latency::total 222632.275843 # average overall miss latency 3406system.iocache.overall_avg_miss_latency::realview.ethernet 151500 # average overall miss latency 3407system.iocache.overall_avg_miss_latency::realview.ide 222952.367083 # average overall miss latency 3408system.iocache.overall_avg_miss_latency::total 222632.275843 # average overall miss latency 3409system.iocache.blocked_cycles::no_mshrs 55347 # number of cycles access was blocked 3410system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked 3411system.iocache.blocked::no_mshrs 5490 # number of cycles access was blocked 3412system.iocache.blocked::no_targets 0 # number of cycles access was blocked 3413system.iocache.avg_blocked_cycles::no_mshrs 10.081421 # average number of cycles each access was blocked 3414system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 3415system.iocache.fast_writes 106728 # number of fast writes performed 3416system.iocache.cache_copies 0 # number of cache copies performed 3417system.iocache.ReadReq_mshr_misses::realview.ethernet 37 # number of ReadReq MSHR misses 3418system.iocache.ReadReq_mshr_misses::realview.ide 8889 # number of ReadReq MSHR misses 3419system.iocache.ReadReq_mshr_misses::total 8926 # number of ReadReq MSHR misses 3420system.iocache.WriteReq_mshr_misses::realview.ethernet 3 # number of WriteReq MSHR misses 3421system.iocache.WriteReq_mshr_misses::total 3 # number of WriteReq MSHR misses 3422system.iocache.demand_mshr_misses::realview.ethernet 40 # number of demand (read+write) MSHR misses 3423system.iocache.demand_mshr_misses::realview.ide 8889 # number of demand (read+write) MSHR misses 3424system.iocache.demand_mshr_misses::total 8929 # number of demand (read+write) MSHR misses 3425system.iocache.overall_mshr_misses::realview.ethernet 40 # number of overall MSHR misses 3426system.iocache.overall_mshr_misses::realview.ide 8889 # number of overall MSHR misses 3427system.iocache.overall_mshr_misses::total 8929 # number of overall MSHR misses 3428system.iocache.ReadReq_mshr_miss_latency::realview.ethernet 3771000 # number of ReadReq MSHR miss cycles 3429system.iocache.ReadReq_mshr_miss_latency::realview.ide 1519438621 # number of ReadReq MSHR miss cycles 3430system.iocache.ReadReq_mshr_miss_latency::total 1523209621 # number of ReadReq MSHR miss cycles 3431system.iocache.WriteReq_mshr_miss_latency::realview.ethernet 209000 # number of WriteReq MSHR miss cycles 3432system.iocache.WriteReq_mshr_miss_latency::total 209000 # number of WriteReq MSHR miss cycles 3433system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide 6630698579 # number of WriteInvalidateReq MSHR miss cycles 3434system.iocache.WriteInvalidateReq_mshr_miss_latency::total 6630698579 # number of WriteInvalidateReq MSHR miss cycles 3435system.iocache.demand_mshr_miss_latency::realview.ethernet 3980000 # number of demand (read+write) MSHR miss cycles 3436system.iocache.demand_mshr_miss_latency::realview.ide 1519438621 # number of demand (read+write) MSHR miss cycles 3437system.iocache.demand_mshr_miss_latency::total 1523418621 # number of demand (read+write) MSHR miss cycles 3438system.iocache.overall_mshr_miss_latency::realview.ethernet 3980000 # number of overall MSHR miss cycles 3439system.iocache.overall_mshr_miss_latency::realview.ide 1519438621 # number of overall MSHR miss cycles 3440system.iocache.overall_mshr_miss_latency::total 1523418621 # number of overall MSHR miss cycles 3441system.iocache.ReadReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for ReadReq accesses 3442system.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses 3443system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses 3444system.iocache.WriteReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for WriteReq accesses 3445system.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses 3446system.iocache.demand_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for demand accesses 3447system.iocache.demand_mshr_miss_rate::realview.ide 1 # mshr miss rate for demand accesses 3448system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses 3449system.iocache.overall_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for overall accesses 3450system.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses 3451system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses 3452system.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 101918.918919 # average ReadReq mshr miss latency 3453system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 170934.708179 # average ReadReq mshr miss latency 3454system.iocache.ReadReq_avg_mshr_miss_latency::total 170648.624356 # average ReadReq mshr miss latency 3455system.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet 69666.666667 # average WriteReq mshr miss latency 3456system.iocache.WriteReq_avg_mshr_miss_latency::total 69666.666667 # average WriteReq mshr miss latency 3457system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide inf # average WriteInvalidateReq mshr miss latency 3458system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total inf # average WriteInvalidateReq mshr miss latency 3459system.iocache.demand_avg_mshr_miss_latency::realview.ethernet 99500 # average overall mshr miss latency 3460system.iocache.demand_avg_mshr_miss_latency::realview.ide 170934.708179 # average overall mshr miss latency 3461system.iocache.demand_avg_mshr_miss_latency::total 170614.696047 # average overall mshr miss latency 3462system.iocache.overall_avg_mshr_miss_latency::realview.ethernet 99500 # average overall mshr miss latency 3463system.iocache.overall_avg_mshr_miss_latency::realview.ide 170934.708179 # average overall mshr miss latency 3464system.iocache.overall_avg_mshr_miss_latency::total 170614.696047 # average overall mshr miss latency 3465system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate 3466system.cpu0.kern.inst.arm 0 # number of arm instructions executed 3467system.cpu0.kern.inst.quiesce 14096 # number of quiesce instructions executed 3468system.cpu1.kern.inst.arm 0 # number of arm instructions executed 3469system.cpu1.kern.inst.quiesce 4921 # number of quiesce instructions executed 3470 3471---------- End Simulation Statistics ---------- 3472