stats.txt revision 9625:47591444a7c5
1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 2.602779 # Number of seconds simulated 4sim_ticks 2602778916500 # Number of ticks simulated 5final_tick 2602778916500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks 7host_inst_rate 48820 # Simulator instruction rate (inst/s) 8host_op_rate 62855 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 2024215186 # Simulator tick rate (ticks/s) 10host_mem_usage 443440 # Number of bytes of host memory used 11host_seconds 1285.82 # Real time elapsed on the host 12sim_insts 62774383 # Number of instructions simulated 13sim_ops 80820330 # Number of ops (including micro ops) simulated 14system.realview.nvmem.bytes_read::cpu0.inst 64 # Number of bytes read from this memory 15system.realview.nvmem.bytes_read::cpu1.inst 384 # Number of bytes read from this memory 16system.realview.nvmem.bytes_read::total 448 # Number of bytes read from this memory 17system.realview.nvmem.bytes_inst_read::cpu0.inst 64 # Number of instructions bytes read from this memory 18system.realview.nvmem.bytes_inst_read::cpu1.inst 384 # Number of instructions bytes read from this memory 19system.realview.nvmem.bytes_inst_read::total 448 # Number of instructions bytes read from this memory 20system.realview.nvmem.num_reads::cpu0.inst 1 # Number of read requests responded to by this memory 21system.realview.nvmem.num_reads::cpu1.inst 6 # Number of read requests responded to by this memory 22system.realview.nvmem.num_reads::total 7 # Number of read requests responded to by this memory 23system.realview.nvmem.bw_read::cpu0.inst 25 # Total read bandwidth from this memory (bytes/s) 24system.realview.nvmem.bw_read::cpu1.inst 148 # Total read bandwidth from this memory (bytes/s) 25system.realview.nvmem.bw_read::total 172 # Total read bandwidth from this memory (bytes/s) 26system.realview.nvmem.bw_inst_read::cpu0.inst 25 # Instruction read bandwidth from this memory (bytes/s) 27system.realview.nvmem.bw_inst_read::cpu1.inst 148 # Instruction read bandwidth from this memory (bytes/s) 28system.realview.nvmem.bw_inst_read::total 172 # Instruction read bandwidth from this memory (bytes/s) 29system.realview.nvmem.bw_total::cpu0.inst 25 # Total bandwidth to/from this memory (bytes/s) 30system.realview.nvmem.bw_total::cpu1.inst 148 # Total bandwidth to/from this memory (bytes/s) 31system.realview.nvmem.bw_total::total 172 # Total bandwidth to/from this memory (bytes/s) 32system.physmem.bytes_read::realview.clcd 121110528 # Number of bytes read from this memory 33system.physmem.bytes_read::cpu0.dtb.walker 896 # Number of bytes read from this memory 34system.physmem.bytes_read::cpu0.itb.walker 128 # Number of bytes read from this memory 35system.physmem.bytes_read::cpu0.inst 395584 # Number of bytes read from this memory 36system.physmem.bytes_read::cpu0.data 4382196 # Number of bytes read from this memory 37system.physmem.bytes_read::cpu1.dtb.walker 1088 # Number of bytes read from this memory 38system.physmem.bytes_read::cpu1.itb.walker 64 # Number of bytes read from this memory 39system.physmem.bytes_read::cpu1.inst 426624 # Number of bytes read from this memory 40system.physmem.bytes_read::cpu1.data 5245232 # Number of bytes read from this memory 41system.physmem.bytes_read::total 131562340 # Number of bytes read from this memory 42system.physmem.bytes_inst_read::cpu0.inst 395584 # Number of instructions bytes read from this memory 43system.physmem.bytes_inst_read::cpu1.inst 426624 # Number of instructions bytes read from this memory 44system.physmem.bytes_inst_read::total 822208 # Number of instructions bytes read from this memory 45system.physmem.bytes_written::writebacks 4273600 # Number of bytes written to this memory 46system.physmem.bytes_written::cpu0.data 17000 # Number of bytes written to this memory 47system.physmem.bytes_written::cpu1.data 3012136 # Number of bytes written to this memory 48system.physmem.bytes_written::total 7302736 # Number of bytes written to this memory 49system.physmem.num_reads::realview.clcd 15138816 # Number of read requests responded to by this memory 50system.physmem.num_reads::cpu0.dtb.walker 14 # Number of read requests responded to by this memory 51system.physmem.num_reads::cpu0.itb.walker 2 # Number of read requests responded to by this memory 52system.physmem.num_reads::cpu0.inst 6181 # Number of read requests responded to by this memory 53system.physmem.num_reads::cpu0.data 68544 # Number of read requests responded to by this memory 54system.physmem.num_reads::cpu1.dtb.walker 17 # Number of read requests responded to by this memory 55system.physmem.num_reads::cpu1.itb.walker 1 # Number of read requests responded to by this memory 56system.physmem.num_reads::cpu1.inst 6666 # Number of read requests responded to by this memory 57system.physmem.num_reads::cpu1.data 81983 # Number of read requests responded to by this memory 58system.physmem.num_reads::total 15302224 # Number of read requests responded to by this memory 59system.physmem.num_writes::writebacks 66775 # Number of write requests responded to by this memory 60system.physmem.num_writes::cpu0.data 4250 # Number of write requests responded to by this memory 61system.physmem.num_writes::cpu1.data 753034 # Number of write requests responded to by this memory 62system.physmem.num_writes::total 824059 # Number of write requests responded to by this memory 63system.physmem.bw_read::realview.clcd 46531239 # Total read bandwidth from this memory (bytes/s) 64system.physmem.bw_read::cpu0.dtb.walker 344 # Total read bandwidth from this memory (bytes/s) 65system.physmem.bw_read::cpu0.itb.walker 49 # Total read bandwidth from this memory (bytes/s) 66system.physmem.bw_read::cpu0.inst 151985 # Total read bandwidth from this memory (bytes/s) 67system.physmem.bw_read::cpu0.data 1683660 # Total read bandwidth from this memory (bytes/s) 68system.physmem.bw_read::cpu1.dtb.walker 418 # Total read bandwidth from this memory (bytes/s) 69system.physmem.bw_read::cpu1.itb.walker 25 # Total read bandwidth from this memory (bytes/s) 70system.physmem.bw_read::cpu1.inst 163911 # Total read bandwidth from this memory (bytes/s) 71system.physmem.bw_read::cpu1.data 2015243 # Total read bandwidth from this memory (bytes/s) 72system.physmem.bw_read::total 50546875 # Total read bandwidth from this memory (bytes/s) 73system.physmem.bw_inst_read::cpu0.inst 151985 # Instruction read bandwidth from this memory (bytes/s) 74system.physmem.bw_inst_read::cpu1.inst 163911 # Instruction read bandwidth from this memory (bytes/s) 75system.physmem.bw_inst_read::total 315896 # Instruction read bandwidth from this memory (bytes/s) 76system.physmem.bw_write::writebacks 1641937 # Write bandwidth from this memory (bytes/s) 77system.physmem.bw_write::cpu0.data 6531 # Write bandwidth from this memory (bytes/s) 78system.physmem.bw_write::cpu1.data 1157277 # Write bandwidth from this memory (bytes/s) 79system.physmem.bw_write::total 2805746 # Write bandwidth from this memory (bytes/s) 80system.physmem.bw_total::writebacks 1641937 # Total bandwidth to/from this memory (bytes/s) 81system.physmem.bw_total::realview.clcd 46531239 # Total bandwidth to/from this memory (bytes/s) 82system.physmem.bw_total::cpu0.dtb.walker 344 # Total bandwidth to/from this memory (bytes/s) 83system.physmem.bw_total::cpu0.itb.walker 49 # Total bandwidth to/from this memory (bytes/s) 84system.physmem.bw_total::cpu0.inst 151985 # Total bandwidth to/from this memory (bytes/s) 85system.physmem.bw_total::cpu0.data 1690192 # Total bandwidth to/from this memory (bytes/s) 86system.physmem.bw_total::cpu1.dtb.walker 418 # Total bandwidth to/from this memory (bytes/s) 87system.physmem.bw_total::cpu1.itb.walker 25 # Total bandwidth to/from this memory (bytes/s) 88system.physmem.bw_total::cpu1.inst 163911 # Total bandwidth to/from this memory (bytes/s) 89system.physmem.bw_total::cpu1.data 3172520 # Total bandwidth to/from this memory (bytes/s) 90system.physmem.bw_total::total 53352621 # Total bandwidth to/from this memory (bytes/s) 91system.physmem.readReqs 15302224 # Total number of read requests seen 92system.physmem.writeReqs 824059 # Total number of write requests seen 93system.physmem.cpureqs 244149 # Reqs generatd by CPU via cache - shady 94system.physmem.bytesRead 979342336 # Total number of bytes read from memory 95system.physmem.bytesWritten 52739776 # Total number of bytes written to memory 96system.physmem.bytesConsumedRd 131562340 # bytesRead derated as per pkt->getSize() 97system.physmem.bytesConsumedWr 7302736 # bytesWritten derated as per pkt->getSize() 98system.physmem.servicedByWrQ 337 # Number of read reqs serviced by write Q 99system.physmem.neitherReadNorWrite 14071 # Reqs where no action is needed 100system.physmem.perBankRdReqs::0 956809 # Track reads on a per bank basis 101system.physmem.perBankRdReqs::1 956626 # Track reads on a per bank basis 102system.physmem.perBankRdReqs::2 956229 # Track reads on a per bank basis 103system.physmem.perBankRdReqs::3 956838 # Track reads on a per bank basis 104system.physmem.perBankRdReqs::4 956744 # Track reads on a per bank basis 105system.physmem.perBankRdReqs::5 956129 # Track reads on a per bank basis 106system.physmem.perBankRdReqs::6 956236 # Track reads on a per bank basis 107system.physmem.perBankRdReqs::7 956861 # Track reads on a per bank basis 108system.physmem.perBankRdReqs::8 956721 # Track reads on a per bank basis 109system.physmem.perBankRdReqs::9 955985 # Track reads on a per bank basis 110system.physmem.perBankRdReqs::10 956063 # Track reads on a per bank basis 111system.physmem.perBankRdReqs::11 956435 # Track reads on a per bank basis 112system.physmem.perBankRdReqs::12 956372 # Track reads on a per bank basis 113system.physmem.perBankRdReqs::13 955730 # Track reads on a per bank basis 114system.physmem.perBankRdReqs::14 955657 # Track reads on a per bank basis 115system.physmem.perBankRdReqs::15 956452 # Track reads on a per bank basis 116system.physmem.perBankWrReqs::0 51554 # Track writes on a per bank basis 117system.physmem.perBankWrReqs::1 51377 # Track writes on a per bank basis 118system.physmem.perBankWrReqs::2 51154 # Track writes on a per bank basis 119system.physmem.perBankWrReqs::3 51697 # Track writes on a per bank basis 120system.physmem.perBankWrReqs::4 51535 # Track writes on a per bank basis 121system.physmem.perBankWrReqs::5 50985 # Track writes on a per bank basis 122system.physmem.perBankWrReqs::6 51049 # Track writes on a per bank basis 123system.physmem.perBankWrReqs::7 51663 # Track writes on a per bank basis 124system.physmem.perBankWrReqs::8 52119 # Track writes on a per bank basis 125system.physmem.perBankWrReqs::9 51405 # Track writes on a per bank basis 126system.physmem.perBankWrReqs::10 51482 # Track writes on a per bank basis 127system.physmem.perBankWrReqs::11 51861 # Track writes on a per bank basis 128system.physmem.perBankWrReqs::12 51782 # Track writes on a per bank basis 129system.physmem.perBankWrReqs::13 51276 # Track writes on a per bank basis 130system.physmem.perBankWrReqs::14 51190 # Track writes on a per bank basis 131system.physmem.perBankWrReqs::15 51930 # Track writes on a per bank basis 132system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry 133system.physmem.numWrRetry 32645 # Number of times wr buffer was full causing retry 134system.physmem.totGap 2602777722500 # Total gap between requests 135system.physmem.readPktSize::0 0 # Categorize read packet sizes 136system.physmem.readPktSize::1 0 # Categorize read packet sizes 137system.physmem.readPktSize::2 105 # Categorize read packet sizes 138system.physmem.readPktSize::3 15138816 # Categorize read packet sizes 139system.physmem.readPktSize::4 0 # Categorize read packet sizes 140system.physmem.readPktSize::5 0 # Categorize read packet sizes 141system.physmem.readPktSize::6 163303 # Categorize read packet sizes 142system.physmem.writePktSize::0 0 # Categorize write packet sizes 143system.physmem.writePktSize::1 0 # Categorize write packet sizes 144system.physmem.writePktSize::2 757284 # Categorize write packet sizes 145system.physmem.writePktSize::3 0 # Categorize write packet sizes 146system.physmem.writePktSize::4 0 # Categorize write packet sizes 147system.physmem.writePktSize::5 0 # Categorize write packet sizes 148system.physmem.writePktSize::6 66775 # Categorize write packet sizes 149system.physmem.rdQLenPdf::0 1059619 # What read queue length does an incoming req see 150system.physmem.rdQLenPdf::1 995756 # What read queue length does an incoming req see 151system.physmem.rdQLenPdf::2 964447 # What read queue length does an incoming req see 152system.physmem.rdQLenPdf::3 3596573 # What read queue length does an incoming req see 153system.physmem.rdQLenPdf::4 2710922 # What read queue length does an incoming req see 154system.physmem.rdQLenPdf::5 2723432 # What read queue length does an incoming req see 155system.physmem.rdQLenPdf::6 2682017 # What read queue length does an incoming req see 156system.physmem.rdQLenPdf::7 62131 # What read queue length does an incoming req see 157system.physmem.rdQLenPdf::8 60256 # What read queue length does an incoming req see 158system.physmem.rdQLenPdf::9 110205 # What read queue length does an incoming req see 159system.physmem.rdQLenPdf::10 159682 # What read queue length does an incoming req see 160system.physmem.rdQLenPdf::11 109728 # What read queue length does an incoming req see 161system.physmem.rdQLenPdf::12 17046 # What read queue length does an incoming req see 162system.physmem.rdQLenPdf::13 16811 # What read queue length does an incoming req see 163system.physmem.rdQLenPdf::14 20151 # What read queue length does an incoming req see 164system.physmem.rdQLenPdf::15 12933 # What read queue length does an incoming req see 165system.physmem.rdQLenPdf::16 148 # What read queue length does an incoming req see 166system.physmem.rdQLenPdf::17 19 # What read queue length does an incoming req see 167system.physmem.rdQLenPdf::18 5 # What read queue length does an incoming req see 168system.physmem.rdQLenPdf::19 4 # What read queue length does an incoming req see 169system.physmem.rdQLenPdf::20 1 # What read queue length does an incoming req see 170system.physmem.rdQLenPdf::21 1 # What read queue length does an incoming req see 171system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 172system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 173system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 174system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 175system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 176system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 177system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 178system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 179system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 180system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 181system.physmem.wrQLenPdf::0 2902 # What write queue length does an incoming req see 182system.physmem.wrQLenPdf::1 2959 # What write queue length does an incoming req see 183system.physmem.wrQLenPdf::2 2995 # What write queue length does an incoming req see 184system.physmem.wrQLenPdf::3 3034 # What write queue length does an incoming req see 185system.physmem.wrQLenPdf::4 3062 # What write queue length does an incoming req see 186system.physmem.wrQLenPdf::5 3088 # What write queue length does an incoming req see 187system.physmem.wrQLenPdf::6 3119 # What write queue length does an incoming req see 188system.physmem.wrQLenPdf::7 3148 # What write queue length does an incoming req see 189system.physmem.wrQLenPdf::8 3171 # What write queue length does an incoming req see 190system.physmem.wrQLenPdf::9 35829 # What write queue length does an incoming req see 191system.physmem.wrQLenPdf::10 35829 # What write queue length does an incoming req see 192system.physmem.wrQLenPdf::11 35829 # What write queue length does an incoming req see 193system.physmem.wrQLenPdf::12 35829 # What write queue length does an incoming req see 194system.physmem.wrQLenPdf::13 35829 # What write queue length does an incoming req see 195system.physmem.wrQLenPdf::14 35829 # What write queue length does an incoming req see 196system.physmem.wrQLenPdf::15 35828 # What write queue length does an incoming req see 197system.physmem.wrQLenPdf::16 35828 # What write queue length does an incoming req see 198system.physmem.wrQLenPdf::17 35828 # What write queue length does an incoming req see 199system.physmem.wrQLenPdf::18 35828 # What write queue length does an incoming req see 200system.physmem.wrQLenPdf::19 35828 # What write queue length does an incoming req see 201system.physmem.wrQLenPdf::20 35828 # What write queue length does an incoming req see 202system.physmem.wrQLenPdf::21 35828 # What write queue length does an incoming req see 203system.physmem.wrQLenPdf::22 35828 # What write queue length does an incoming req see 204system.physmem.wrQLenPdf::23 32927 # What write queue length does an incoming req see 205system.physmem.wrQLenPdf::24 32870 # What write queue length does an incoming req see 206system.physmem.wrQLenPdf::25 32834 # What write queue length does an incoming req see 207system.physmem.wrQLenPdf::26 32795 # What write queue length does an incoming req see 208system.physmem.wrQLenPdf::27 32767 # What write queue length does an incoming req see 209system.physmem.wrQLenPdf::28 32741 # What write queue length does an incoming req see 210system.physmem.wrQLenPdf::29 32710 # What write queue length does an incoming req see 211system.physmem.wrQLenPdf::30 32681 # What write queue length does an incoming req see 212system.physmem.wrQLenPdf::31 32658 # What write queue length does an incoming req see 213system.physmem.totQLat 398163291750 # Total cycles spent in queuing delays 214system.physmem.totMemAccLat 491955679250 # Sum of mem lat for all requests 215system.physmem.totBusLat 76509435000 # Total cycles spent in databus access 216system.physmem.totBankLat 17282952500 # Total cycles spent in bank access 217system.physmem.avgQLat 26020.54 # Average queueing delay per request 218system.physmem.avgBankLat 1129.47 # Average bank access latency per request 219system.physmem.avgBusLat 5000.00 # Average bus latency per request 220system.physmem.avgMemAccLat 32150.00 # Average memory access latency 221system.physmem.avgRdBW 376.27 # Average achieved read bandwidth in MB/s 222system.physmem.avgWrBW 20.26 # Average achieved write bandwidth in MB/s 223system.physmem.avgConsumedRdBW 50.55 # Average consumed read bandwidth in MB/s 224system.physmem.avgConsumedWrBW 2.81 # Average consumed write bandwidth in MB/s 225system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s 226system.physmem.busUtil 3.10 # Data bus utilization in percentage 227system.physmem.avgRdQLen 0.19 # Average read queue length over time 228system.physmem.avgWrQLen 12.56 # Average write queue length over time 229system.physmem.readRowHits 15222567 # Number of row buffer hits during reads 230system.physmem.writeRowHits 800487 # Number of row buffer hits during writes 231system.physmem.readRowHitRate 99.48 # Row buffer hit rate for reads 232system.physmem.writeRowHitRate 97.14 # Row buffer hit rate for writes 233system.physmem.avgGap 161399.73 # Average gap between requests 234system.l2c.replacements 73011 # number of replacements 235system.l2c.tagsinuse 53067.424425 # Cycle average of tags in use 236system.l2c.total_refs 1872250 # Total number of references to valid blocks. 237system.l2c.sampled_refs 138181 # Sample count of references to valid blocks. 238system.l2c.avg_refs 13.549258 # Average number of references to valid blocks. 239system.l2c.warmup_cycle 0 # Cycle when the warmup percentage was hit. 240system.l2c.occ_blocks::writebacks 37745.757624 # Average occupied blocks per requestor 241system.l2c.occ_blocks::cpu0.dtb.walker 5.485079 # Average occupied blocks per requestor 242system.l2c.occ_blocks::cpu0.itb.walker 0.000341 # Average occupied blocks per requestor 243system.l2c.occ_blocks::cpu0.inst 4193.697813 # Average occupied blocks per requestor 244system.l2c.occ_blocks::cpu0.data 2948.995369 # Average occupied blocks per requestor 245system.l2c.occ_blocks::cpu1.dtb.walker 14.004673 # Average occupied blocks per requestor 246system.l2c.occ_blocks::cpu1.itb.walker 0.955179 # Average occupied blocks per requestor 247system.l2c.occ_blocks::cpu1.inst 4039.578813 # Average occupied blocks per requestor 248system.l2c.occ_blocks::cpu1.data 4118.949534 # Average occupied blocks per requestor 249system.l2c.occ_percent::writebacks 0.575955 # Average percentage of cache occupancy 250system.l2c.occ_percent::cpu0.dtb.walker 0.000084 # Average percentage of cache occupancy 251system.l2c.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy 252system.l2c.occ_percent::cpu0.inst 0.063991 # Average percentage of cache occupancy 253system.l2c.occ_percent::cpu0.data 0.044998 # Average percentage of cache occupancy 254system.l2c.occ_percent::cpu1.dtb.walker 0.000214 # Average percentage of cache occupancy 255system.l2c.occ_percent::cpu1.itb.walker 0.000015 # Average percentage of cache occupancy 256system.l2c.occ_percent::cpu1.inst 0.061639 # Average percentage of cache occupancy 257system.l2c.occ_percent::cpu1.data 0.062850 # Average percentage of cache occupancy 258system.l2c.occ_percent::total 0.809745 # Average percentage of cache occupancy 259system.l2c.ReadReq_hits::cpu0.dtb.walker 23032 # number of ReadReq hits 260system.l2c.ReadReq_hits::cpu0.itb.walker 4492 # number of ReadReq hits 261system.l2c.ReadReq_hits::cpu0.inst 392957 # number of ReadReq hits 262system.l2c.ReadReq_hits::cpu0.data 165711 # number of ReadReq hits 263system.l2c.ReadReq_hits::cpu1.dtb.walker 32830 # number of ReadReq hits 264system.l2c.ReadReq_hits::cpu1.itb.walker 5777 # number of ReadReq hits 265system.l2c.ReadReq_hits::cpu1.inst 607042 # number of ReadReq hits 266system.l2c.ReadReq_hits::cpu1.data 201661 # number of ReadReq hits 267system.l2c.ReadReq_hits::total 1433502 # number of ReadReq hits 268system.l2c.Writeback_hits::writebacks 582954 # number of Writeback hits 269system.l2c.Writeback_hits::total 582954 # number of Writeback hits 270system.l2c.UpgradeReq_hits::cpu0.data 1024 # number of UpgradeReq hits 271system.l2c.UpgradeReq_hits::cpu1.data 725 # number of UpgradeReq hits 272system.l2c.UpgradeReq_hits::total 1749 # number of UpgradeReq hits 273system.l2c.SCUpgradeReq_hits::cpu0.data 207 # number of SCUpgradeReq hits 274system.l2c.SCUpgradeReq_hits::cpu1.data 160 # number of SCUpgradeReq hits 275system.l2c.SCUpgradeReq_hits::total 367 # number of SCUpgradeReq hits 276system.l2c.ReadExReq_hits::cpu0.data 47437 # number of ReadExReq hits 277system.l2c.ReadExReq_hits::cpu1.data 59291 # number of ReadExReq hits 278system.l2c.ReadExReq_hits::total 106728 # number of ReadExReq hits 279system.l2c.demand_hits::cpu0.dtb.walker 23032 # number of demand (read+write) hits 280system.l2c.demand_hits::cpu0.itb.walker 4492 # number of demand (read+write) hits 281system.l2c.demand_hits::cpu0.inst 392957 # number of demand (read+write) hits 282system.l2c.demand_hits::cpu0.data 213148 # number of demand (read+write) hits 283system.l2c.demand_hits::cpu1.dtb.walker 32830 # number of demand (read+write) hits 284system.l2c.demand_hits::cpu1.itb.walker 5777 # number of demand (read+write) hits 285system.l2c.demand_hits::cpu1.inst 607042 # number of demand (read+write) hits 286system.l2c.demand_hits::cpu1.data 260952 # number of demand (read+write) hits 287system.l2c.demand_hits::total 1540230 # number of demand (read+write) hits 288system.l2c.overall_hits::cpu0.dtb.walker 23032 # number of overall hits 289system.l2c.overall_hits::cpu0.itb.walker 4492 # number of overall hits 290system.l2c.overall_hits::cpu0.inst 392957 # number of overall hits 291system.l2c.overall_hits::cpu0.data 213148 # number of overall hits 292system.l2c.overall_hits::cpu1.dtb.walker 32830 # number of overall hits 293system.l2c.overall_hits::cpu1.itb.walker 5777 # number of overall hits 294system.l2c.overall_hits::cpu1.inst 607042 # number of overall hits 295system.l2c.overall_hits::cpu1.data 260952 # number of overall hits 296system.l2c.overall_hits::total 1540230 # number of overall hits 297system.l2c.ReadReq_misses::cpu0.dtb.walker 14 # number of ReadReq misses 298system.l2c.ReadReq_misses::cpu0.itb.walker 2 # number of ReadReq misses 299system.l2c.ReadReq_misses::cpu0.inst 6061 # number of ReadReq misses 300system.l2c.ReadReq_misses::cpu0.data 6334 # number of ReadReq misses 301system.l2c.ReadReq_misses::cpu1.dtb.walker 17 # number of ReadReq misses 302system.l2c.ReadReq_misses::cpu1.itb.walker 1 # number of ReadReq misses 303system.l2c.ReadReq_misses::cpu1.inst 6630 # number of ReadReq misses 304system.l2c.ReadReq_misses::cpu1.data 6368 # number of ReadReq misses 305system.l2c.ReadReq_misses::total 25427 # number of ReadReq misses 306system.l2c.UpgradeReq_misses::cpu0.data 5641 # number of UpgradeReq misses 307system.l2c.UpgradeReq_misses::cpu1.data 4355 # number of UpgradeReq misses 308system.l2c.UpgradeReq_misses::total 9996 # number of UpgradeReq misses 309system.l2c.SCUpgradeReq_misses::cpu0.data 765 # number of SCUpgradeReq misses 310system.l2c.SCUpgradeReq_misses::cpu1.data 590 # number of SCUpgradeReq misses 311system.l2c.SCUpgradeReq_misses::total 1355 # number of SCUpgradeReq misses 312system.l2c.ReadExReq_misses::cpu0.data 63626 # number of ReadExReq misses 313system.l2c.ReadExReq_misses::cpu1.data 76877 # number of ReadExReq misses 314system.l2c.ReadExReq_misses::total 140503 # number of ReadExReq misses 315system.l2c.demand_misses::cpu0.dtb.walker 14 # number of demand (read+write) misses 316system.l2c.demand_misses::cpu0.itb.walker 2 # number of demand (read+write) misses 317system.l2c.demand_misses::cpu0.inst 6061 # number of demand (read+write) misses 318system.l2c.demand_misses::cpu0.data 69960 # number of demand (read+write) misses 319system.l2c.demand_misses::cpu1.dtb.walker 17 # number of demand (read+write) misses 320system.l2c.demand_misses::cpu1.itb.walker 1 # number of demand (read+write) misses 321system.l2c.demand_misses::cpu1.inst 6630 # number of demand (read+write) misses 322system.l2c.demand_misses::cpu1.data 83245 # number of demand (read+write) misses 323system.l2c.demand_misses::total 165930 # number of demand (read+write) misses 324system.l2c.overall_misses::cpu0.dtb.walker 14 # number of overall misses 325system.l2c.overall_misses::cpu0.itb.walker 2 # number of overall misses 326system.l2c.overall_misses::cpu0.inst 6061 # number of overall misses 327system.l2c.overall_misses::cpu0.data 69960 # number of overall misses 328system.l2c.overall_misses::cpu1.dtb.walker 17 # number of overall misses 329system.l2c.overall_misses::cpu1.itb.walker 1 # number of overall misses 330system.l2c.overall_misses::cpu1.inst 6630 # number of overall misses 331system.l2c.overall_misses::cpu1.data 83245 # number of overall misses 332system.l2c.overall_misses::total 165930 # number of overall misses 333system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 934000 # number of ReadReq miss cycles 334system.l2c.ReadReq_miss_latency::cpu0.itb.walker 118000 # number of ReadReq miss cycles 335system.l2c.ReadReq_miss_latency::cpu0.inst 341015500 # number of ReadReq miss cycles 336system.l2c.ReadReq_miss_latency::cpu0.data 362076499 # number of ReadReq miss cycles 337system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 1414500 # number of ReadReq miss cycles 338system.l2c.ReadReq_miss_latency::cpu1.itb.walker 68500 # number of ReadReq miss cycles 339system.l2c.ReadReq_miss_latency::cpu1.inst 395474000 # number of ReadReq miss cycles 340system.l2c.ReadReq_miss_latency::cpu1.data 399545499 # number of ReadReq miss cycles 341system.l2c.ReadReq_miss_latency::total 1500646498 # number of ReadReq miss cycles 342system.l2c.UpgradeReq_miss_latency::cpu0.data 8933491 # number of UpgradeReq miss cycles 343system.l2c.UpgradeReq_miss_latency::cpu1.data 12111000 # number of UpgradeReq miss cycles 344system.l2c.UpgradeReq_miss_latency::total 21044491 # number of UpgradeReq miss cycles 345system.l2c.SCUpgradeReq_miss_latency::cpu0.data 544500 # number of SCUpgradeReq miss cycles 346system.l2c.SCUpgradeReq_miss_latency::cpu1.data 3029499 # number of SCUpgradeReq miss cycles 347system.l2c.SCUpgradeReq_miss_latency::total 3573999 # number of SCUpgradeReq miss cycles 348system.l2c.ReadExReq_miss_latency::cpu0.data 3156158498 # number of ReadExReq miss cycles 349system.l2c.ReadExReq_miss_latency::cpu1.data 4120290994 # number of ReadExReq miss cycles 350system.l2c.ReadExReq_miss_latency::total 7276449492 # number of ReadExReq miss cycles 351system.l2c.demand_miss_latency::cpu0.dtb.walker 934000 # number of demand (read+write) miss cycles 352system.l2c.demand_miss_latency::cpu0.itb.walker 118000 # number of demand (read+write) miss cycles 353system.l2c.demand_miss_latency::cpu0.inst 341015500 # number of demand (read+write) miss cycles 354system.l2c.demand_miss_latency::cpu0.data 3518234997 # number of demand (read+write) miss cycles 355system.l2c.demand_miss_latency::cpu1.dtb.walker 1414500 # number of demand (read+write) miss cycles 356system.l2c.demand_miss_latency::cpu1.itb.walker 68500 # number of demand (read+write) miss cycles 357system.l2c.demand_miss_latency::cpu1.inst 395474000 # number of demand (read+write) miss cycles 358system.l2c.demand_miss_latency::cpu1.data 4519836493 # number of demand (read+write) miss cycles 359system.l2c.demand_miss_latency::total 8777095990 # number of demand (read+write) miss cycles 360system.l2c.overall_miss_latency::cpu0.dtb.walker 934000 # number of overall miss cycles 361system.l2c.overall_miss_latency::cpu0.itb.walker 118000 # number of overall miss cycles 362system.l2c.overall_miss_latency::cpu0.inst 341015500 # number of overall miss cycles 363system.l2c.overall_miss_latency::cpu0.data 3518234997 # number of overall miss cycles 364system.l2c.overall_miss_latency::cpu1.dtb.walker 1414500 # number of overall miss cycles 365system.l2c.overall_miss_latency::cpu1.itb.walker 68500 # number of overall miss cycles 366system.l2c.overall_miss_latency::cpu1.inst 395474000 # number of overall miss cycles 367system.l2c.overall_miss_latency::cpu1.data 4519836493 # number of overall miss cycles 368system.l2c.overall_miss_latency::total 8777095990 # number of overall miss cycles 369system.l2c.ReadReq_accesses::cpu0.dtb.walker 23046 # number of ReadReq accesses(hits+misses) 370system.l2c.ReadReq_accesses::cpu0.itb.walker 4494 # number of ReadReq accesses(hits+misses) 371system.l2c.ReadReq_accesses::cpu0.inst 399018 # number of ReadReq accesses(hits+misses) 372system.l2c.ReadReq_accesses::cpu0.data 172045 # number of ReadReq accesses(hits+misses) 373system.l2c.ReadReq_accesses::cpu1.dtb.walker 32847 # number of ReadReq accesses(hits+misses) 374system.l2c.ReadReq_accesses::cpu1.itb.walker 5778 # number of ReadReq accesses(hits+misses) 375system.l2c.ReadReq_accesses::cpu1.inst 613672 # number of ReadReq accesses(hits+misses) 376system.l2c.ReadReq_accesses::cpu1.data 208029 # number of ReadReq accesses(hits+misses) 377system.l2c.ReadReq_accesses::total 1458929 # number of ReadReq accesses(hits+misses) 378system.l2c.Writeback_accesses::writebacks 582954 # number of Writeback accesses(hits+misses) 379system.l2c.Writeback_accesses::total 582954 # number of Writeback accesses(hits+misses) 380system.l2c.UpgradeReq_accesses::cpu0.data 6665 # number of UpgradeReq accesses(hits+misses) 381system.l2c.UpgradeReq_accesses::cpu1.data 5080 # number of UpgradeReq accesses(hits+misses) 382system.l2c.UpgradeReq_accesses::total 11745 # number of UpgradeReq accesses(hits+misses) 383system.l2c.SCUpgradeReq_accesses::cpu0.data 972 # number of SCUpgradeReq accesses(hits+misses) 384system.l2c.SCUpgradeReq_accesses::cpu1.data 750 # number of SCUpgradeReq accesses(hits+misses) 385system.l2c.SCUpgradeReq_accesses::total 1722 # number of SCUpgradeReq accesses(hits+misses) 386system.l2c.ReadExReq_accesses::cpu0.data 111063 # number of ReadExReq accesses(hits+misses) 387system.l2c.ReadExReq_accesses::cpu1.data 136168 # number of ReadExReq accesses(hits+misses) 388system.l2c.ReadExReq_accesses::total 247231 # number of ReadExReq accesses(hits+misses) 389system.l2c.demand_accesses::cpu0.dtb.walker 23046 # number of demand (read+write) accesses 390system.l2c.demand_accesses::cpu0.itb.walker 4494 # number of demand (read+write) accesses 391system.l2c.demand_accesses::cpu0.inst 399018 # number of demand (read+write) accesses 392system.l2c.demand_accesses::cpu0.data 283108 # number of demand (read+write) accesses 393system.l2c.demand_accesses::cpu1.dtb.walker 32847 # number of demand (read+write) accesses 394system.l2c.demand_accesses::cpu1.itb.walker 5778 # number of demand (read+write) accesses 395system.l2c.demand_accesses::cpu1.inst 613672 # number of demand (read+write) accesses 396system.l2c.demand_accesses::cpu1.data 344197 # number of demand (read+write) accesses 397system.l2c.demand_accesses::total 1706160 # number of demand (read+write) accesses 398system.l2c.overall_accesses::cpu0.dtb.walker 23046 # number of overall (read+write) accesses 399system.l2c.overall_accesses::cpu0.itb.walker 4494 # number of overall (read+write) accesses 400system.l2c.overall_accesses::cpu0.inst 399018 # number of overall (read+write) accesses 401system.l2c.overall_accesses::cpu0.data 283108 # number of overall (read+write) accesses 402system.l2c.overall_accesses::cpu1.dtb.walker 32847 # number of overall (read+write) accesses 403system.l2c.overall_accesses::cpu1.itb.walker 5778 # number of overall (read+write) accesses 404system.l2c.overall_accesses::cpu1.inst 613672 # number of overall (read+write) accesses 405system.l2c.overall_accesses::cpu1.data 344197 # number of overall (read+write) accesses 406system.l2c.overall_accesses::total 1706160 # number of overall (read+write) accesses 407system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000607 # miss rate for ReadReq accesses 408system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000445 # miss rate for ReadReq accesses 409system.l2c.ReadReq_miss_rate::cpu0.inst 0.015190 # miss rate for ReadReq accesses 410system.l2c.ReadReq_miss_rate::cpu0.data 0.036816 # miss rate for ReadReq accesses 411system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000518 # miss rate for ReadReq accesses 412system.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.000173 # miss rate for ReadReq accesses 413system.l2c.ReadReq_miss_rate::cpu1.inst 0.010804 # miss rate for ReadReq accesses 414system.l2c.ReadReq_miss_rate::cpu1.data 0.030611 # miss rate for ReadReq accesses 415system.l2c.ReadReq_miss_rate::total 0.017429 # miss rate for ReadReq accesses 416system.l2c.UpgradeReq_miss_rate::cpu0.data 0.846362 # miss rate for UpgradeReq accesses 417system.l2c.UpgradeReq_miss_rate::cpu1.data 0.857283 # miss rate for UpgradeReq accesses 418system.l2c.UpgradeReq_miss_rate::total 0.851086 # miss rate for UpgradeReq accesses 419system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.787037 # miss rate for SCUpgradeReq accesses 420system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.786667 # miss rate for SCUpgradeReq accesses 421system.l2c.SCUpgradeReq_miss_rate::total 0.786876 # miss rate for SCUpgradeReq accesses 422system.l2c.ReadExReq_miss_rate::cpu0.data 0.572882 # miss rate for ReadExReq accesses 423system.l2c.ReadExReq_miss_rate::cpu1.data 0.564575 # miss rate for ReadExReq accesses 424system.l2c.ReadExReq_miss_rate::total 0.568307 # miss rate for ReadExReq accesses 425system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000607 # miss rate for demand accesses 426system.l2c.demand_miss_rate::cpu0.itb.walker 0.000445 # miss rate for demand accesses 427system.l2c.demand_miss_rate::cpu0.inst 0.015190 # miss rate for demand accesses 428system.l2c.demand_miss_rate::cpu0.data 0.247114 # miss rate for demand accesses 429system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000518 # miss rate for demand accesses 430system.l2c.demand_miss_rate::cpu1.itb.walker 0.000173 # miss rate for demand accesses 431system.l2c.demand_miss_rate::cpu1.inst 0.010804 # miss rate for demand accesses 432system.l2c.demand_miss_rate::cpu1.data 0.241853 # miss rate for demand accesses 433system.l2c.demand_miss_rate::total 0.097253 # miss rate for demand accesses 434system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000607 # miss rate for overall accesses 435system.l2c.overall_miss_rate::cpu0.itb.walker 0.000445 # miss rate for overall accesses 436system.l2c.overall_miss_rate::cpu0.inst 0.015190 # miss rate for overall accesses 437system.l2c.overall_miss_rate::cpu0.data 0.247114 # miss rate for overall accesses 438system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000518 # miss rate for overall accesses 439system.l2c.overall_miss_rate::cpu1.itb.walker 0.000173 # miss rate for overall accesses 440system.l2c.overall_miss_rate::cpu1.inst 0.010804 # miss rate for overall accesses 441system.l2c.overall_miss_rate::cpu1.data 0.241853 # miss rate for overall accesses 442system.l2c.overall_miss_rate::total 0.097253 # miss rate for overall accesses 443system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 66714.285714 # average ReadReq miss latency 444system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 59000 # average ReadReq miss latency 445system.l2c.ReadReq_avg_miss_latency::cpu0.inst 56263.900346 # average ReadReq miss latency 446system.l2c.ReadReq_avg_miss_latency::cpu0.data 57163.956268 # average ReadReq miss latency 447system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 83205.882353 # average ReadReq miss latency 448system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker 68500 # average ReadReq miss latency 449system.l2c.ReadReq_avg_miss_latency::cpu1.inst 59649.170437 # average ReadReq miss latency 450system.l2c.ReadReq_avg_miss_latency::cpu1.data 62742.697707 # average ReadReq miss latency 451system.l2c.ReadReq_avg_miss_latency::total 59017.835293 # average ReadReq miss latency 452system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 1583.671512 # average UpgradeReq miss latency 453system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 2780.941447 # average UpgradeReq miss latency 454system.l2c.UpgradeReq_avg_miss_latency::total 2105.291216 # average UpgradeReq miss latency 455system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 711.764706 # average SCUpgradeReq miss latency 456system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 5134.744068 # average SCUpgradeReq miss latency 457system.l2c.SCUpgradeReq_avg_miss_latency::total 2637.637638 # average SCUpgradeReq miss latency 458system.l2c.ReadExReq_avg_miss_latency::cpu0.data 49604.854902 # average ReadExReq miss latency 459system.l2c.ReadExReq_avg_miss_latency::cpu1.data 53595.886858 # average ReadExReq miss latency 460system.l2c.ReadExReq_avg_miss_latency::total 51788.570294 # average ReadExReq miss latency 461system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 66714.285714 # average overall miss latency 462system.l2c.demand_avg_miss_latency::cpu0.itb.walker 59000 # average overall miss latency 463system.l2c.demand_avg_miss_latency::cpu0.inst 56263.900346 # average overall miss latency 464system.l2c.demand_avg_miss_latency::cpu0.data 50289.236664 # average overall miss latency 465system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 83205.882353 # average overall miss latency 466system.l2c.demand_avg_miss_latency::cpu1.itb.walker 68500 # average overall miss latency 467system.l2c.demand_avg_miss_latency::cpu1.inst 59649.170437 # average overall miss latency 468system.l2c.demand_avg_miss_latency::cpu1.data 54295.591243 # average overall miss latency 469system.l2c.demand_avg_miss_latency::total 52896.377930 # average overall miss latency 470system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 66714.285714 # average overall miss latency 471system.l2c.overall_avg_miss_latency::cpu0.itb.walker 59000 # average overall miss latency 472system.l2c.overall_avg_miss_latency::cpu0.inst 56263.900346 # average overall miss latency 473system.l2c.overall_avg_miss_latency::cpu0.data 50289.236664 # average overall miss latency 474system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 83205.882353 # average overall miss latency 475system.l2c.overall_avg_miss_latency::cpu1.itb.walker 68500 # average overall miss latency 476system.l2c.overall_avg_miss_latency::cpu1.inst 59649.170437 # average overall miss latency 477system.l2c.overall_avg_miss_latency::cpu1.data 54295.591243 # average overall miss latency 478system.l2c.overall_avg_miss_latency::total 52896.377930 # average overall miss latency 479system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 480system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked 481system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked 482system.l2c.blocked::no_targets 0 # number of cycles access was blocked 483system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 484system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 485system.l2c.fast_writes 0 # number of fast writes performed 486system.l2c.cache_copies 0 # number of cache copies performed 487system.l2c.writebacks::writebacks 66775 # number of writebacks 488system.l2c.writebacks::total 66775 # number of writebacks 489system.l2c.ReadReq_mshr_hits::cpu0.inst 5 # number of ReadReq MSHR hits 490system.l2c.ReadReq_mshr_hits::cpu0.data 37 # number of ReadReq MSHR hits 491system.l2c.ReadReq_mshr_hits::cpu1.inst 7 # number of ReadReq MSHR hits 492system.l2c.ReadReq_mshr_hits::cpu1.data 26 # number of ReadReq MSHR hits 493system.l2c.ReadReq_mshr_hits::total 75 # number of ReadReq MSHR hits 494system.l2c.demand_mshr_hits::cpu0.inst 5 # number of demand (read+write) MSHR hits 495system.l2c.demand_mshr_hits::cpu0.data 37 # number of demand (read+write) MSHR hits 496system.l2c.demand_mshr_hits::cpu1.inst 7 # number of demand (read+write) MSHR hits 497system.l2c.demand_mshr_hits::cpu1.data 26 # number of demand (read+write) MSHR hits 498system.l2c.demand_mshr_hits::total 75 # number of demand (read+write) MSHR hits 499system.l2c.overall_mshr_hits::cpu0.inst 5 # number of overall MSHR hits 500system.l2c.overall_mshr_hits::cpu0.data 37 # number of overall MSHR hits 501system.l2c.overall_mshr_hits::cpu1.inst 7 # number of overall MSHR hits 502system.l2c.overall_mshr_hits::cpu1.data 26 # number of overall MSHR hits 503system.l2c.overall_mshr_hits::total 75 # number of overall MSHR hits 504system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 14 # number of ReadReq MSHR misses 505system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 2 # number of ReadReq MSHR misses 506system.l2c.ReadReq_mshr_misses::cpu0.inst 6056 # number of ReadReq MSHR misses 507system.l2c.ReadReq_mshr_misses::cpu0.data 6297 # number of ReadReq MSHR misses 508system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 17 # number of ReadReq MSHR misses 509system.l2c.ReadReq_mshr_misses::cpu1.itb.walker 1 # number of ReadReq MSHR misses 510system.l2c.ReadReq_mshr_misses::cpu1.inst 6623 # number of ReadReq MSHR misses 511system.l2c.ReadReq_mshr_misses::cpu1.data 6342 # number of ReadReq MSHR misses 512system.l2c.ReadReq_mshr_misses::total 25352 # number of ReadReq MSHR misses 513system.l2c.UpgradeReq_mshr_misses::cpu0.data 5641 # number of UpgradeReq MSHR misses 514system.l2c.UpgradeReq_mshr_misses::cpu1.data 4355 # number of UpgradeReq MSHR misses 515system.l2c.UpgradeReq_mshr_misses::total 9996 # number of UpgradeReq MSHR misses 516system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 765 # number of SCUpgradeReq MSHR misses 517system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 590 # number of SCUpgradeReq MSHR misses 518system.l2c.SCUpgradeReq_mshr_misses::total 1355 # number of SCUpgradeReq MSHR misses 519system.l2c.ReadExReq_mshr_misses::cpu0.data 63626 # number of ReadExReq MSHR misses 520system.l2c.ReadExReq_mshr_misses::cpu1.data 76877 # number of ReadExReq MSHR misses 521system.l2c.ReadExReq_mshr_misses::total 140503 # number of ReadExReq MSHR misses 522system.l2c.demand_mshr_misses::cpu0.dtb.walker 14 # number of demand (read+write) MSHR misses 523system.l2c.demand_mshr_misses::cpu0.itb.walker 2 # number of demand (read+write) MSHR misses 524system.l2c.demand_mshr_misses::cpu0.inst 6056 # number of demand (read+write) MSHR misses 525system.l2c.demand_mshr_misses::cpu0.data 69923 # number of demand (read+write) MSHR misses 526system.l2c.demand_mshr_misses::cpu1.dtb.walker 17 # number of demand (read+write) MSHR misses 527system.l2c.demand_mshr_misses::cpu1.itb.walker 1 # number of demand (read+write) MSHR misses 528system.l2c.demand_mshr_misses::cpu1.inst 6623 # number of demand (read+write) MSHR misses 529system.l2c.demand_mshr_misses::cpu1.data 83219 # number of demand (read+write) MSHR misses 530system.l2c.demand_mshr_misses::total 165855 # number of demand (read+write) MSHR misses 531system.l2c.overall_mshr_misses::cpu0.dtb.walker 14 # number of overall MSHR misses 532system.l2c.overall_mshr_misses::cpu0.itb.walker 2 # number of overall MSHR misses 533system.l2c.overall_mshr_misses::cpu0.inst 6056 # number of overall MSHR misses 534system.l2c.overall_mshr_misses::cpu0.data 69923 # number of overall MSHR misses 535system.l2c.overall_mshr_misses::cpu1.dtb.walker 17 # number of overall MSHR misses 536system.l2c.overall_mshr_misses::cpu1.itb.walker 1 # number of overall MSHR misses 537system.l2c.overall_mshr_misses::cpu1.inst 6623 # number of overall MSHR misses 538system.l2c.overall_mshr_misses::cpu1.data 83219 # number of overall MSHR misses 539system.l2c.overall_mshr_misses::total 165855 # number of overall MSHR misses 540system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 760014 # number of ReadReq MSHR miss cycles 541system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 93251 # number of ReadReq MSHR miss cycles 542system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 265447152 # number of ReadReq MSHR miss cycles 543system.l2c.ReadReq_mshr_miss_latency::cpu0.data 281377954 # number of ReadReq MSHR miss cycles 544system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 1202016 # number of ReadReq MSHR miss cycles 545system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker 56251 # number of ReadReq MSHR miss cycles 546system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 312696352 # number of ReadReq MSHR miss cycles 547system.l2c.ReadReq_mshr_miss_latency::cpu1.data 319251979 # number of ReadReq MSHR miss cycles 548system.l2c.ReadReq_mshr_miss_latency::total 1180884969 # number of ReadReq MSHR miss cycles 549system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 56679510 # number of UpgradeReq MSHR miss cycles 550system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 44248783 # number of UpgradeReq MSHR miss cycles 551system.l2c.UpgradeReq_mshr_miss_latency::total 100928293 # number of UpgradeReq MSHR miss cycles 552system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 7679249 # number of SCUpgradeReq MSHR miss cycles 553system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 5912584 # number of SCUpgradeReq MSHR miss cycles 554system.l2c.SCUpgradeReq_mshr_miss_latency::total 13591833 # number of SCUpgradeReq MSHR miss cycles 555system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 2367645075 # number of ReadExReq MSHR miss cycles 556system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 3158595985 # number of ReadExReq MSHR miss cycles 557system.l2c.ReadExReq_mshr_miss_latency::total 5526241060 # number of ReadExReq MSHR miss cycles 558system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 760014 # number of demand (read+write) MSHR miss cycles 559system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 93251 # number of demand (read+write) MSHR miss cycles 560system.l2c.demand_mshr_miss_latency::cpu0.inst 265447152 # number of demand (read+write) MSHR miss cycles 561system.l2c.demand_mshr_miss_latency::cpu0.data 2649023029 # number of demand (read+write) MSHR miss cycles 562system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 1202016 # number of demand (read+write) MSHR miss cycles 563system.l2c.demand_mshr_miss_latency::cpu1.itb.walker 56251 # number of demand (read+write) MSHR miss cycles 564system.l2c.demand_mshr_miss_latency::cpu1.inst 312696352 # number of demand (read+write) MSHR miss cycles 565system.l2c.demand_mshr_miss_latency::cpu1.data 3477847964 # number of demand (read+write) MSHR miss cycles 566system.l2c.demand_mshr_miss_latency::total 6707126029 # number of demand (read+write) MSHR miss cycles 567system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 760014 # number of overall MSHR miss cycles 568system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 93251 # number of overall MSHR miss cycles 569system.l2c.overall_mshr_miss_latency::cpu0.inst 265447152 # number of overall MSHR miss cycles 570system.l2c.overall_mshr_miss_latency::cpu0.data 2649023029 # number of overall MSHR miss cycles 571system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 1202016 # number of overall MSHR miss cycles 572system.l2c.overall_mshr_miss_latency::cpu1.itb.walker 56251 # number of overall MSHR miss cycles 573system.l2c.overall_mshr_miss_latency::cpu1.inst 312696352 # number of overall MSHR miss cycles 574system.l2c.overall_mshr_miss_latency::cpu1.data 3477847964 # number of overall MSHR miss cycles 575system.l2c.overall_mshr_miss_latency::total 6707126029 # number of overall MSHR miss cycles 576system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 5286835 # number of ReadReq MSHR uncacheable cycles 577system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 12335434047 # number of ReadReq MSHR uncacheable cycles 578system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 1838032 # number of ReadReq MSHR uncacheable cycles 579system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 154945975242 # number of ReadReq MSHR uncacheable cycles 580system.l2c.ReadReq_mshr_uncacheable_latency::total 167288534156 # number of ReadReq MSHR uncacheable cycles 581system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 1114449737 # number of WriteReq MSHR uncacheable cycles 582system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 25984901303 # number of WriteReq MSHR uncacheable cycles 583system.l2c.WriteReq_mshr_uncacheable_latency::total 27099351040 # number of WriteReq MSHR uncacheable cycles 584system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 5286835 # number of overall MSHR uncacheable cycles 585system.l2c.overall_mshr_uncacheable_latency::cpu0.data 13449883784 # number of overall MSHR uncacheable cycles 586system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 1838032 # number of overall MSHR uncacheable cycles 587system.l2c.overall_mshr_uncacheable_latency::cpu1.data 180930876545 # number of overall MSHR uncacheable cycles 588system.l2c.overall_mshr_uncacheable_latency::total 194387885196 # number of overall MSHR uncacheable cycles 589system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.000607 # mshr miss rate for ReadReq accesses 590system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000445 # mshr miss rate for ReadReq accesses 591system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.015177 # mshr miss rate for ReadReq accesses 592system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.036601 # mshr miss rate for ReadReq accesses 593system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000518 # mshr miss rate for ReadReq accesses 594system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.000173 # mshr miss rate for ReadReq accesses 595system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.010792 # mshr miss rate for ReadReq accesses 596system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.030486 # mshr miss rate for ReadReq accesses 597system.l2c.ReadReq_mshr_miss_rate::total 0.017377 # mshr miss rate for ReadReq accesses 598system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.846362 # mshr miss rate for UpgradeReq accesses 599system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.857283 # mshr miss rate for UpgradeReq accesses 600system.l2c.UpgradeReq_mshr_miss_rate::total 0.851086 # mshr miss rate for UpgradeReq accesses 601system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.787037 # mshr miss rate for SCUpgradeReq accesses 602system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.786667 # mshr miss rate for SCUpgradeReq accesses 603system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.786876 # mshr miss rate for SCUpgradeReq accesses 604system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.572882 # mshr miss rate for ReadExReq accesses 605system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.564575 # mshr miss rate for ReadExReq accesses 606system.l2c.ReadExReq_mshr_miss_rate::total 0.568307 # mshr miss rate for ReadExReq accesses 607system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.000607 # mshr miss rate for demand accesses 608system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000445 # mshr miss rate for demand accesses 609system.l2c.demand_mshr_miss_rate::cpu0.inst 0.015177 # mshr miss rate for demand accesses 610system.l2c.demand_mshr_miss_rate::cpu0.data 0.246983 # mshr miss rate for demand accesses 611system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000518 # mshr miss rate for demand accesses 612system.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.000173 # mshr miss rate for demand accesses 613system.l2c.demand_mshr_miss_rate::cpu1.inst 0.010792 # mshr miss rate for demand accesses 614system.l2c.demand_mshr_miss_rate::cpu1.data 0.241777 # mshr miss rate for demand accesses 615system.l2c.demand_mshr_miss_rate::total 0.097210 # mshr miss rate for demand accesses 616system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.000607 # mshr miss rate for overall accesses 617system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000445 # mshr miss rate for overall accesses 618system.l2c.overall_mshr_miss_rate::cpu0.inst 0.015177 # mshr miss rate for overall accesses 619system.l2c.overall_mshr_miss_rate::cpu0.data 0.246983 # mshr miss rate for overall accesses 620system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000518 # mshr miss rate for overall accesses 621system.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.000173 # mshr miss rate for overall accesses 622system.l2c.overall_mshr_miss_rate::cpu1.inst 0.010792 # mshr miss rate for overall accesses 623system.l2c.overall_mshr_miss_rate::cpu1.data 0.241777 # mshr miss rate for overall accesses 624system.l2c.overall_mshr_miss_rate::total 0.097210 # mshr miss rate for overall accesses 625system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 54286.714286 # average ReadReq mshr miss latency 626system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 46625.500000 # average ReadReq mshr miss latency 627system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 43832.092470 # average ReadReq mshr miss latency 628system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 44684.445609 # average ReadReq mshr miss latency 629system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 70706.823529 # average ReadReq mshr miss latency 630system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 56251 # average ReadReq mshr miss latency 631system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 47213.702552 # average ReadReq mshr miss latency 632system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 50339.321823 # average ReadReq mshr miss latency 633system.l2c.ReadReq_avg_mshr_miss_latency::total 46579.558575 # average ReadReq mshr miss latency 634system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10047.776990 # average UpgradeReq mshr miss latency 635system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10160.455339 # average UpgradeReq mshr miss latency 636system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10096.868047 # average UpgradeReq mshr miss latency 637system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10038.233987 # average SCUpgradeReq mshr miss latency 638system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10021.328814 # average SCUpgradeReq mshr miss latency 639system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10030.873063 # average SCUpgradeReq mshr miss latency 640system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 37211.911404 # average ReadExReq mshr miss latency 641system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 41086.358534 # average ReadExReq mshr miss latency 642system.l2c.ReadExReq_avg_mshr_miss_latency::total 39331.836758 # average ReadExReq mshr miss latency 643system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 54286.714286 # average overall mshr miss latency 644system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 46625.500000 # average overall mshr miss latency 645system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 43832.092470 # average overall mshr miss latency 646system.l2c.demand_avg_mshr_miss_latency::cpu0.data 37884.859474 # average overall mshr miss latency 647system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 70706.823529 # average overall mshr miss latency 648system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 56251 # average overall mshr miss latency 649system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 47213.702552 # average overall mshr miss latency 650system.l2c.demand_avg_mshr_miss_latency::cpu1.data 41791.513525 # average overall mshr miss latency 651system.l2c.demand_avg_mshr_miss_latency::total 40439.697501 # average overall mshr miss latency 652system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 54286.714286 # average overall mshr miss latency 653system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 46625.500000 # average overall mshr miss latency 654system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 43832.092470 # average overall mshr miss latency 655system.l2c.overall_avg_mshr_miss_latency::cpu0.data 37884.859474 # average overall mshr miss latency 656system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 70706.823529 # average overall mshr miss latency 657system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 56251 # average overall mshr miss latency 658system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 47213.702552 # average overall mshr miss latency 659system.l2c.overall_avg_mshr_miss_latency::cpu1.data 41791.513525 # average overall mshr miss latency 660system.l2c.overall_avg_mshr_miss_latency::total 40439.697501 # average overall mshr miss latency 661system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency 662system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency 663system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency 664system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency 665system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 666system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency 667system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency 668system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 669system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency 670system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency 671system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency 672system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency 673system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 674system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate 675system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). 676system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD). 677system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD). 678system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes. 679system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes. 680system.cf0.dma_write_txs 0 # Number of DMA write transactions. 681system.cpu0.branchPred.lookups 6065134 # Number of BP lookups 682system.cpu0.branchPred.condPredicted 4623218 # Number of conditional branches predicted 683system.cpu0.branchPred.condIncorrect 295247 # Number of conditional branches incorrect 684system.cpu0.branchPred.BTBLookups 3783915 # Number of BTB lookups 685system.cpu0.branchPred.BTBHits 2943990 # Number of BTB hits 686system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 687system.cpu0.branchPred.BTBHitPct 77.802752 # BTB Hit Percentage 688system.cpu0.branchPred.usedRAS 682666 # Number of times the RAS was used to get a target. 689system.cpu0.branchPred.RASInCorrect 28697 # Number of incorrect RAS predictions. 690system.cpu0.dtb.inst_hits 0 # ITB inst hits 691system.cpu0.dtb.inst_misses 0 # ITB inst misses 692system.cpu0.dtb.read_hits 8964880 # DTB read hits 693system.cpu0.dtb.read_misses 29505 # DTB read misses 694system.cpu0.dtb.write_hits 5211507 # DTB write hits 695system.cpu0.dtb.write_misses 5768 # DTB write misses 696system.cpu0.dtb.flush_tlb 4 # Number of times complete TLB was flushed 697system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 698system.cpu0.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID 699system.cpu0.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID 700system.cpu0.dtb.flush_entries 1820 # Number of entries that have been flushed from TLB 701system.cpu0.dtb.align_faults 1111 # Number of TLB faults due to alignment restrictions 702system.cpu0.dtb.prefetch_faults 256 # Number of TLB faults due to prefetch 703system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 704system.cpu0.dtb.perms_faults 587 # Number of TLB faults due to permissions restrictions 705system.cpu0.dtb.read_accesses 8994385 # DTB read accesses 706system.cpu0.dtb.write_accesses 5217275 # DTB write accesses 707system.cpu0.dtb.inst_accesses 0 # ITB inst accesses 708system.cpu0.dtb.hits 14176387 # DTB hits 709system.cpu0.dtb.misses 35273 # DTB misses 710system.cpu0.dtb.accesses 14211660 # DTB accesses 711system.cpu0.itb.inst_hits 4271941 # ITB inst hits 712system.cpu0.itb.inst_misses 5082 # ITB inst misses 713system.cpu0.itb.read_hits 0 # DTB read hits 714system.cpu0.itb.read_misses 0 # DTB read misses 715system.cpu0.itb.write_hits 0 # DTB write hits 716system.cpu0.itb.write_misses 0 # DTB write misses 717system.cpu0.itb.flush_tlb 4 # Number of times complete TLB was flushed 718system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 719system.cpu0.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID 720system.cpu0.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID 721system.cpu0.itb.flush_entries 1340 # Number of entries that have been flushed from TLB 722system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 723system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 724system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 725system.cpu0.itb.perms_faults 1395 # Number of TLB faults due to permissions restrictions 726system.cpu0.itb.read_accesses 0 # DTB read accesses 727system.cpu0.itb.write_accesses 0 # DTB write accesses 728system.cpu0.itb.inst_accesses 4277023 # ITB inst accesses 729system.cpu0.itb.hits 4271941 # DTB hits 730system.cpu0.itb.misses 5082 # DTB misses 731system.cpu0.itb.accesses 4277023 # DTB accesses 732system.cpu0.numCycles 68310391 # number of cpu cycles simulated 733system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started 734system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed 735system.cpu0.fetch.icacheStallCycles 11985780 # Number of cycles fetch is stalled on an Icache miss 736system.cpu0.fetch.Insts 32442629 # Number of instructions fetch has processed 737system.cpu0.fetch.Branches 6065134 # Number of branches that fetch encountered 738system.cpu0.fetch.predictedBranches 3626656 # Number of branches that fetch has predicted taken 739system.cpu0.fetch.Cycles 7605462 # Number of cycles fetch has run and was not squashing or blocked 740system.cpu0.fetch.SquashCycles 1460769 # Number of cycles fetch has spent squashing 741system.cpu0.fetch.TlbCycles 62659 # Number of cycles fetch has spent waiting for tlb 742system.cpu0.fetch.BlockedCycles 21080761 # Number of cycles fetch has spent blocked 743system.cpu0.fetch.MiscStallCycles 5794 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 744system.cpu0.fetch.PendingTrapStallCycles 46842 # Number of stall cycles due to pending traps 745system.cpu0.fetch.PendingQuiesceStallCycles 87230 # Number of stall cycles due to pending quiesce instructions 746system.cpu0.fetch.IcacheWaitRetryStallCycles 220 # Number of stall cycles due to full MSHR 747system.cpu0.fetch.CacheLines 4270468 # Number of cache lines fetched 748system.cpu0.fetch.IcacheSquashes 157226 # Number of outstanding Icache misses that were squashed 749system.cpu0.fetch.ItlbSquashes 2109 # Number of outstanding ITLB misses that were squashed 750system.cpu0.fetch.rateDist::samples 41924364 # Number of instructions fetched each cycle (Total) 751system.cpu0.fetch.rateDist::mean 0.999512 # Number of instructions fetched each cycle (Total) 752system.cpu0.fetch.rateDist::stdev 2.380874 # Number of instructions fetched each cycle (Total) 753system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 754system.cpu0.fetch.rateDist::0 34326103 81.88% 81.88% # Number of instructions fetched each cycle (Total) 755system.cpu0.fetch.rateDist::1 570380 1.36% 83.24% # Number of instructions fetched each cycle (Total) 756system.cpu0.fetch.rateDist::2 823787 1.96% 85.20% # Number of instructions fetched each cycle (Total) 757system.cpu0.fetch.rateDist::3 686899 1.64% 86.84% # Number of instructions fetched each cycle (Total) 758system.cpu0.fetch.rateDist::4 778226 1.86% 88.70% # Number of instructions fetched each cycle (Total) 759system.cpu0.fetch.rateDist::5 563231 1.34% 90.04% # Number of instructions fetched each cycle (Total) 760system.cpu0.fetch.rateDist::6 676382 1.61% 91.65% # Number of instructions fetched each cycle (Total) 761system.cpu0.fetch.rateDist::7 356953 0.85% 92.50% # Number of instructions fetched each cycle (Total) 762system.cpu0.fetch.rateDist::8 3142403 7.50% 100.00% # Number of instructions fetched each cycle (Total) 763system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 764system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 765system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 766system.cpu0.fetch.rateDist::total 41924364 # Number of instructions fetched each cycle (Total) 767system.cpu0.fetch.branchRate 0.088788 # Number of branch fetches per cycle 768system.cpu0.fetch.rate 0.474930 # Number of inst fetches per cycle 769system.cpu0.decode.IdleCycles 12503811 # Number of cycles decode is idle 770system.cpu0.decode.BlockedCycles 21012915 # Number of cycles decode is blocked 771system.cpu0.decode.RunCycles 6898585 # Number of cycles decode is running 772system.cpu0.decode.UnblockCycles 522974 # Number of cycles decode is unblocking 773system.cpu0.decode.SquashCycles 986079 # Number of cycles decode is squashing 774system.cpu0.decode.BranchResolved 948336 # Number of times decode resolved a branch 775system.cpu0.decode.BranchMispred 64663 # Number of times decode detected a branch misprediction 776system.cpu0.decode.DecodedInsts 40543036 # Number of instructions handled by decode 777system.cpu0.decode.SquashedInsts 211520 # Number of squashed instructions handled by decode 778system.cpu0.rename.SquashCycles 986079 # Number of cycles rename is squashing 779system.cpu0.rename.IdleCycles 13078116 # Number of cycles rename is idle 780system.cpu0.rename.BlockCycles 5721380 # Number of cycles rename is blocking 781system.cpu0.rename.serializeStallCycles 13152385 # count of cycles rename stalled for serializing inst 782system.cpu0.rename.RunCycles 6797650 # Number of cycles rename is running 783system.cpu0.rename.UnblockCycles 2188754 # Number of cycles rename is unblocking 784system.cpu0.rename.RenamedInsts 39433741 # Number of instructions processed by rename 785system.cpu0.rename.ROBFullEvents 1845 # Number of times rename has blocked due to ROB full 786system.cpu0.rename.IQFullEvents 443177 # Number of times rename has blocked due to IQ full 787system.cpu0.rename.LSQFullEvents 1244404 # Number of times rename has blocked due to LSQ full 788system.cpu0.rename.FullRegisterEvents 41 # Number of times there has been no free registers 789system.cpu0.rename.RenamedOperands 39808870 # Number of destination operands rename has renamed 790system.cpu0.rename.RenameLookups 178177695 # Number of register rename lookups that rename has made 791system.cpu0.rename.int_rename_lookups 178143549 # Number of integer rename lookups 792system.cpu0.rename.fp_rename_lookups 34146 # Number of floating rename lookups 793system.cpu0.rename.CommittedMaps 31430562 # Number of HB maps that are committed 794system.cpu0.rename.UndoneMaps 8378307 # Number of HB maps that are undone due to squashing 795system.cpu0.rename.serializingInsts 419823 # count of serializing insts renamed 796system.cpu0.rename.tempSerializingInsts 376669 # count of temporary serializing insts renamed 797system.cpu0.rename.skidInsts 5441918 # count of insts added to the skid buffer 798system.cpu0.memDep0.insertedLoads 7757618 # Number of loads inserted to the mem dependence unit. 799system.cpu0.memDep0.insertedStores 5774212 # Number of stores inserted to the mem dependence unit. 800system.cpu0.memDep0.conflictingLoads 1139116 # Number of conflicting loads. 801system.cpu0.memDep0.conflictingStores 1209168 # Number of conflicting stores. 802system.cpu0.iq.iqInstsAdded 37348543 # Number of instructions added to the IQ (excludes non-spec) 803system.cpu0.iq.iqNonSpecInstsAdded 904610 # Number of non-speculative instructions added to the IQ 804system.cpu0.iq.iqInstsIssued 37701629 # Number of instructions issued 805system.cpu0.iq.iqSquashedInstsIssued 81879 # Number of squashed instructions issued 806system.cpu0.iq.iqSquashedInstsExamined 6330369 # Number of squashed instructions iterated over during squash; mainly for profiling 807system.cpu0.iq.iqSquashedOperandsExamined 13296779 # Number of squashed operands that are examined and possibly removed from graph 808system.cpu0.iq.iqSquashedNonSpecRemoved 257143 # Number of squashed non-spec instructions that were removed 809system.cpu0.iq.issued_per_cycle::samples 41924364 # Number of insts issued each cycle 810system.cpu0.iq.issued_per_cycle::mean 0.899277 # Number of insts issued each cycle 811system.cpu0.iq.issued_per_cycle::stdev 1.510411 # Number of insts issued each cycle 812system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 813system.cpu0.iq.issued_per_cycle::0 26590532 63.43% 63.43% # Number of insts issued each cycle 814system.cpu0.iq.issued_per_cycle::1 5818938 13.88% 77.30% # Number of insts issued each cycle 815system.cpu0.iq.issued_per_cycle::2 3210799 7.66% 84.96% # Number of insts issued each cycle 816system.cpu0.iq.issued_per_cycle::3 2498063 5.96% 90.92% # Number of insts issued each cycle 817system.cpu0.iq.issued_per_cycle::4 2114705 5.04% 95.97% # Number of insts issued each cycle 818system.cpu0.iq.issued_per_cycle::5 942628 2.25% 98.21% # Number of insts issued each cycle 819system.cpu0.iq.issued_per_cycle::6 502674 1.20% 99.41% # Number of insts issued each cycle 820system.cpu0.iq.issued_per_cycle::7 189300 0.45% 99.86% # Number of insts issued each cycle 821system.cpu0.iq.issued_per_cycle::8 56725 0.14% 100.00% # Number of insts issued each cycle 822system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 823system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 824system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 825system.cpu0.iq.issued_per_cycle::total 41924364 # Number of insts issued each cycle 826system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 827system.cpu0.iq.fu_full::IntAlu 26752 2.49% 2.49% # attempts to use FU when none available 828system.cpu0.iq.fu_full::IntMult 460 0.04% 2.53% # attempts to use FU when none available 829system.cpu0.iq.fu_full::IntDiv 0 0.00% 2.53% # attempts to use FU when none available 830system.cpu0.iq.fu_full::FloatAdd 0 0.00% 2.53% # attempts to use FU when none available 831system.cpu0.iq.fu_full::FloatCmp 0 0.00% 2.53% # attempts to use FU when none available 832system.cpu0.iq.fu_full::FloatCvt 0 0.00% 2.53% # attempts to use FU when none available 833system.cpu0.iq.fu_full::FloatMult 0 0.00% 2.53% # attempts to use FU when none available 834system.cpu0.iq.fu_full::FloatDiv 0 0.00% 2.53% # attempts to use FU when none available 835system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 2.53% # attempts to use FU when none available 836system.cpu0.iq.fu_full::SimdAdd 0 0.00% 2.53% # attempts to use FU when none available 837system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 2.53% # attempts to use FU when none available 838system.cpu0.iq.fu_full::SimdAlu 0 0.00% 2.53% # attempts to use FU when none available 839system.cpu0.iq.fu_full::SimdCmp 0 0.00% 2.53% # attempts to use FU when none available 840system.cpu0.iq.fu_full::SimdCvt 0 0.00% 2.53% # attempts to use FU when none available 841system.cpu0.iq.fu_full::SimdMisc 0 0.00% 2.53% # attempts to use FU when none available 842system.cpu0.iq.fu_full::SimdMult 0 0.00% 2.53% # attempts to use FU when none available 843system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 2.53% # attempts to use FU when none available 844system.cpu0.iq.fu_full::SimdShift 0 0.00% 2.53% # attempts to use FU when none available 845system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 2.53% # attempts to use FU when none available 846system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 2.53% # attempts to use FU when none available 847system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 2.53% # attempts to use FU when none available 848system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 2.53% # attempts to use FU when none available 849system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 2.53% # attempts to use FU when none available 850system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 2.53% # attempts to use FU when none available 851system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 2.53% # attempts to use FU when none available 852system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 2.53% # attempts to use FU when none available 853system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 2.53% # attempts to use FU when none available 854system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 2.53% # attempts to use FU when none available 855system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 2.53% # attempts to use FU when none available 856system.cpu0.iq.fu_full::MemRead 840001 78.12% 80.65% # attempts to use FU when none available 857system.cpu0.iq.fu_full::MemWrite 208012 19.35% 100.00% # attempts to use FU when none available 858system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 859system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 860system.cpu0.iq.FU_type_0::No_OpClass 52214 0.14% 0.14% # Type of FU issued 861system.cpu0.iq.FU_type_0::IntAlu 22644819 60.06% 60.20% # Type of FU issued 862system.cpu0.iq.FU_type_0::IntMult 48004 0.13% 60.33% # Type of FU issued 863system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 60.33% # Type of FU issued 864system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 60.33% # Type of FU issued 865system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 60.33% # Type of FU issued 866system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 60.33% # Type of FU issued 867system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 60.33% # Type of FU issued 868system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 60.33% # Type of FU issued 869system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 60.33% # Type of FU issued 870system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 60.33% # Type of FU issued 871system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 60.33% # Type of FU issued 872system.cpu0.iq.FU_type_0::SimdAlu 1 0.00% 60.33% # Type of FU issued 873system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 60.33% # Type of FU issued 874system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 60.33% # Type of FU issued 875system.cpu0.iq.FU_type_0::SimdMisc 9 0.00% 60.33% # Type of FU issued 876system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 60.33% # Type of FU issued 877system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 60.33% # Type of FU issued 878system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 60.33% # Type of FU issued 879system.cpu0.iq.FU_type_0::SimdShiftAcc 6 0.00% 60.33% # Type of FU issued 880system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 60.33% # Type of FU issued 881system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 60.33% # Type of FU issued 882system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 60.33% # Type of FU issued 883system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 60.33% # Type of FU issued 884system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 60.33% # Type of FU issued 885system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 60.33% # Type of FU issued 886system.cpu0.iq.FU_type_0::SimdFloatMisc 680 0.00% 60.33% # Type of FU issued 887system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 60.33% # Type of FU issued 888system.cpu0.iq.FU_type_0::SimdFloatMultAcc 6 0.00% 60.33% # Type of FU issued 889system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 60.33% # Type of FU issued 890system.cpu0.iq.FU_type_0::MemRead 9425277 25.00% 85.33% # Type of FU issued 891system.cpu0.iq.FU_type_0::MemWrite 5530613 14.67% 100.00% # Type of FU issued 892system.cpu0.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 893system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 894system.cpu0.iq.FU_type_0::total 37701629 # Type of FU issued 895system.cpu0.iq.rate 0.551916 # Inst issue rate 896system.cpu0.iq.fu_busy_cnt 1075225 # FU busy when requested 897system.cpu0.iq.fu_busy_rate 0.028519 # FU busy rate (busy events/executed inst) 898system.cpu0.iq.int_inst_queue_reads 118511451 # Number of integer instruction queue reads 899system.cpu0.iq.int_inst_queue_writes 44591434 # Number of integer instruction queue writes 900system.cpu0.iq.int_inst_queue_wakeup_accesses 34839098 # Number of integer instruction queue wakeup accesses 901system.cpu0.iq.fp_inst_queue_reads 8242 # Number of floating instruction queue reads 902system.cpu0.iq.fp_inst_queue_writes 4622 # Number of floating instruction queue writes 903system.cpu0.iq.fp_inst_queue_wakeup_accesses 3868 # Number of floating instruction queue wakeup accesses 904system.cpu0.iq.int_alu_accesses 38720352 # Number of integer alu accesses 905system.cpu0.iq.fp_alu_accesses 4288 # Number of floating point alu accesses 906system.cpu0.iew.lsq.thread0.forwLoads 316630 # Number of loads that had data forwarded from stores 907system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 908system.cpu0.iew.lsq.thread0.squashedLoads 1380313 # Number of loads squashed 909system.cpu0.iew.lsq.thread0.ignoredResponses 2666 # Number of memory responses ignored because the instruction is squashed 910system.cpu0.iew.lsq.thread0.memOrderViolation 13062 # Number of memory ordering violations 911system.cpu0.iew.lsq.thread0.squashedStores 544614 # Number of stores squashed 912system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 913system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 914system.cpu0.iew.lsq.thread0.rescheduledLoads 2149563 # Number of loads that were rescheduled 915system.cpu0.iew.lsq.thread0.cacheBlocked 5584 # Number of times an access to memory failed due to the cache being blocked 916system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle 917system.cpu0.iew.iewSquashCycles 986079 # Number of cycles IEW is squashing 918system.cpu0.iew.iewBlockCycles 4106132 # Number of cycles IEW is blocking 919system.cpu0.iew.iewUnblockCycles 100687 # Number of cycles IEW is unblocking 920system.cpu0.iew.iewDispatchedInsts 38371433 # Number of instructions dispatched to IQ 921system.cpu0.iew.iewDispSquashedInsts 85430 # Number of squashed instructions skipped by dispatch 922system.cpu0.iew.iewDispLoadInsts 7757618 # Number of dispatched load instructions 923system.cpu0.iew.iewDispStoreInsts 5774212 # Number of dispatched store instructions 924system.cpu0.iew.iewDispNonSpecInsts 577195 # Number of dispatched non-speculative instructions 925system.cpu0.iew.iewIQFullEvents 40897 # Number of times the IQ has become full, causing a stall 926system.cpu0.iew.iewLSQFullEvents 3001 # Number of times the LSQ has become full, causing a stall 927system.cpu0.iew.memOrderViolationEvents 13062 # Number of memory order violations 928system.cpu0.iew.predictedTakenIncorrect 150158 # Number of branches that were predicted taken incorrectly 929system.cpu0.iew.predictedNotTakenIncorrect 117749 # Number of branches that were predicted not taken incorrectly 930system.cpu0.iew.branchMispredicts 267907 # Number of branch mispredicts detected at execute 931system.cpu0.iew.iewExecutedInsts 37323557 # Number of executed instructions 932system.cpu0.iew.iewExecLoadInsts 9281925 # Number of load instructions executed 933system.cpu0.iew.iewExecSquashedInsts 378072 # Number of squashed instructions skipped in execute 934system.cpu0.iew.exec_swp 0 # number of swp insts executed 935system.cpu0.iew.exec_nop 118280 # number of nop insts executed 936system.cpu0.iew.exec_refs 14765828 # number of memory reference insts executed 937system.cpu0.iew.exec_branches 4915455 # Number of branches executed 938system.cpu0.iew.exec_stores 5483903 # Number of stores executed 939system.cpu0.iew.exec_rate 0.546382 # Inst execution rate 940system.cpu0.iew.wb_sent 37128467 # cumulative count of insts sent to commit 941system.cpu0.iew.wb_count 34842966 # cumulative count of insts written-back 942system.cpu0.iew.wb_producers 18565053 # num instructions producing a value 943system.cpu0.iew.wb_consumers 35706535 # num instructions consuming a value 944system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 945system.cpu0.iew.wb_rate 0.510068 # insts written-back per cycle 946system.cpu0.iew.wb_fanout 0.519934 # average fanout of values written-back 947system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 948system.cpu0.commit.commitSquashedInsts 6140110 # The number of squashed insts skipped by commit 949system.cpu0.commit.commitNonSpecStalls 647467 # The number of times commit has been forced to stall to communicate backwards 950system.cpu0.commit.branchMispredicts 231710 # The number of times a branch was mispredicted 951system.cpu0.commit.committed_per_cycle::samples 40938285 # Number of insts commited each cycle 952system.cpu0.commit.committed_per_cycle::mean 0.775989 # Number of insts commited each cycle 953system.cpu0.commit.committed_per_cycle::stdev 1.737548 # Number of insts commited each cycle 954system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 955system.cpu0.commit.committed_per_cycle::0 29080513 71.04% 71.04% # Number of insts commited each cycle 956system.cpu0.commit.committed_per_cycle::1 5796475 14.16% 85.19% # Number of insts commited each cycle 957system.cpu0.commit.committed_per_cycle::2 1964427 4.80% 89.99% # Number of insts commited each cycle 958system.cpu0.commit.committed_per_cycle::3 998229 2.44% 92.43% # Number of insts commited each cycle 959system.cpu0.commit.committed_per_cycle::4 793584 1.94% 94.37% # Number of insts commited each cycle 960system.cpu0.commit.committed_per_cycle::5 517255 1.26% 95.63% # Number of insts commited each cycle 961system.cpu0.commit.committed_per_cycle::6 395614 0.97% 96.60% # Number of insts commited each cycle 962system.cpu0.commit.committed_per_cycle::7 224138 0.55% 97.15% # Number of insts commited each cycle 963system.cpu0.commit.committed_per_cycle::8 1168050 2.85% 100.00% # Number of insts commited each cycle 964system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 965system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 966system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 967system.cpu0.commit.committed_per_cycle::total 40938285 # Number of insts commited each cycle 968system.cpu0.commit.committedInsts 24057849 # Number of instructions committed 969system.cpu0.commit.committedOps 31767677 # Number of ops (including micro ops) committed 970system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed 971system.cpu0.commit.refs 11606903 # Number of memory references committed 972system.cpu0.commit.loads 6377305 # Number of loads committed 973system.cpu0.commit.membars 231785 # Number of memory barriers committed 974system.cpu0.commit.branches 4305044 # Number of branches committed 975system.cpu0.commit.fp_insts 3838 # Number of committed floating point instructions. 976system.cpu0.commit.int_insts 28078801 # Number of committed integer instructions. 977system.cpu0.commit.function_calls 498475 # Number of function calls committed. 978system.cpu0.commit.bw_lim_events 1168050 # number cycles where commit BW limit reached 979system.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits 980system.cpu0.rob.rob_reads 76811981 # The number of ROB reads 981system.cpu0.rob.rob_writes 76803371 # The number of ROB writes 982system.cpu0.timesIdled 362519 # Number of times that the entire CPU went into an idle state and unscheduled itself 983system.cpu0.idleCycles 26386027 # Total number of cycles that the CPU has spent unscheduled due to idling 984system.cpu0.quiesceCycles 5137205074 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 985system.cpu0.committedInsts 23977107 # Number of Instructions Simulated 986system.cpu0.committedOps 31686935 # Number of Ops (including micro ops) Simulated 987system.cpu0.committedInsts_total 23977107 # Number of Instructions Simulated 988system.cpu0.cpi 2.848984 # CPI: Cycles Per Instruction 989system.cpu0.cpi_total 2.848984 # CPI: Total CPI of All Threads 990system.cpu0.ipc 0.351002 # IPC: Instructions Per Cycle 991system.cpu0.ipc_total 0.351002 # IPC: Total IPC of All Threads 992system.cpu0.int_regfile_reads 174070948 # number of integer regfile reads 993system.cpu0.int_regfile_writes 34592870 # number of integer regfile writes 994system.cpu0.fp_regfile_reads 3226 # number of floating regfile reads 995system.cpu0.fp_regfile_writes 898 # number of floating regfile writes 996system.cpu0.misc_regfile_reads 13196303 # number of misc regfile reads 997system.cpu0.misc_regfile_writes 457522 # number of misc regfile writes 998system.cpu0.icache.replacements 399011 # number of replacements 999system.cpu0.icache.tagsinuse 511.581015 # Cycle average of tags in use 1000system.cpu0.icache.total_refs 3839482 # Total number of references to valid blocks. 1001system.cpu0.icache.sampled_refs 399523 # Sample count of references to valid blocks. 1002system.cpu0.icache.avg_refs 9.610165 # Average number of references to valid blocks. 1003system.cpu0.icache.warmup_cycle 6567370000 # Cycle when the warmup percentage was hit. 1004system.cpu0.icache.occ_blocks::cpu0.inst 511.581015 # Average occupied blocks per requestor 1005system.cpu0.icache.occ_percent::cpu0.inst 0.999182 # Average percentage of cache occupancy 1006system.cpu0.icache.occ_percent::total 0.999182 # Average percentage of cache occupancy 1007system.cpu0.icache.ReadReq_hits::cpu0.inst 3839482 # number of ReadReq hits 1008system.cpu0.icache.ReadReq_hits::total 3839482 # number of ReadReq hits 1009system.cpu0.icache.demand_hits::cpu0.inst 3839482 # number of demand (read+write) hits 1010system.cpu0.icache.demand_hits::total 3839482 # number of demand (read+write) hits 1011system.cpu0.icache.overall_hits::cpu0.inst 3839482 # number of overall hits 1012system.cpu0.icache.overall_hits::total 3839482 # number of overall hits 1013system.cpu0.icache.ReadReq_misses::cpu0.inst 430854 # number of ReadReq misses 1014system.cpu0.icache.ReadReq_misses::total 430854 # number of ReadReq misses 1015system.cpu0.icache.demand_misses::cpu0.inst 430854 # number of demand (read+write) misses 1016system.cpu0.icache.demand_misses::total 430854 # number of demand (read+write) misses 1017system.cpu0.icache.overall_misses::cpu0.inst 430854 # number of overall misses 1018system.cpu0.icache.overall_misses::total 430854 # number of overall misses 1019system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 5887932497 # number of ReadReq miss cycles 1020system.cpu0.icache.ReadReq_miss_latency::total 5887932497 # number of ReadReq miss cycles 1021system.cpu0.icache.demand_miss_latency::cpu0.inst 5887932497 # number of demand (read+write) miss cycles 1022system.cpu0.icache.demand_miss_latency::total 5887932497 # number of demand (read+write) miss cycles 1023system.cpu0.icache.overall_miss_latency::cpu0.inst 5887932497 # number of overall miss cycles 1024system.cpu0.icache.overall_miss_latency::total 5887932497 # number of overall miss cycles 1025system.cpu0.icache.ReadReq_accesses::cpu0.inst 4270336 # number of ReadReq accesses(hits+misses) 1026system.cpu0.icache.ReadReq_accesses::total 4270336 # number of ReadReq accesses(hits+misses) 1027system.cpu0.icache.demand_accesses::cpu0.inst 4270336 # number of demand (read+write) accesses 1028system.cpu0.icache.demand_accesses::total 4270336 # number of demand (read+write) accesses 1029system.cpu0.icache.overall_accesses::cpu0.inst 4270336 # number of overall (read+write) accesses 1030system.cpu0.icache.overall_accesses::total 4270336 # number of overall (read+write) accesses 1031system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.100895 # miss rate for ReadReq accesses 1032system.cpu0.icache.ReadReq_miss_rate::total 0.100895 # miss rate for ReadReq accesses 1033system.cpu0.icache.demand_miss_rate::cpu0.inst 0.100895 # miss rate for demand accesses 1034system.cpu0.icache.demand_miss_rate::total 0.100895 # miss rate for demand accesses 1035system.cpu0.icache.overall_miss_rate::cpu0.inst 0.100895 # miss rate for overall accesses 1036system.cpu0.icache.overall_miss_rate::total 0.100895 # miss rate for overall accesses 1037system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13665.725506 # average ReadReq miss latency 1038system.cpu0.icache.ReadReq_avg_miss_latency::total 13665.725506 # average ReadReq miss latency 1039system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13665.725506 # average overall miss latency 1040system.cpu0.icache.demand_avg_miss_latency::total 13665.725506 # average overall miss latency 1041system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13665.725506 # average overall miss latency 1042system.cpu0.icache.overall_avg_miss_latency::total 13665.725506 # average overall miss latency 1043system.cpu0.icache.blocked_cycles::no_mshrs 2816 # number of cycles access was blocked 1044system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 1045system.cpu0.icache.blocked::no_mshrs 151 # number of cycles access was blocked 1046system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked 1047system.cpu0.icache.avg_blocked_cycles::no_mshrs 18.649007 # average number of cycles each access was blocked 1048system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 1049system.cpu0.icache.fast_writes 0 # number of fast writes performed 1050system.cpu0.icache.cache_copies 0 # number of cache copies performed 1051system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 31313 # number of ReadReq MSHR hits 1052system.cpu0.icache.ReadReq_mshr_hits::total 31313 # number of ReadReq MSHR hits 1053system.cpu0.icache.demand_mshr_hits::cpu0.inst 31313 # number of demand (read+write) MSHR hits 1054system.cpu0.icache.demand_mshr_hits::total 31313 # number of demand (read+write) MSHR hits 1055system.cpu0.icache.overall_mshr_hits::cpu0.inst 31313 # number of overall MSHR hits 1056system.cpu0.icache.overall_mshr_hits::total 31313 # number of overall MSHR hits 1057system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 399541 # number of ReadReq MSHR misses 1058system.cpu0.icache.ReadReq_mshr_misses::total 399541 # number of ReadReq MSHR misses 1059system.cpu0.icache.demand_mshr_misses::cpu0.inst 399541 # number of demand (read+write) MSHR misses 1060system.cpu0.icache.demand_mshr_misses::total 399541 # number of demand (read+write) MSHR misses 1061system.cpu0.icache.overall_mshr_misses::cpu0.inst 399541 # number of overall MSHR misses 1062system.cpu0.icache.overall_mshr_misses::total 399541 # number of overall MSHR misses 1063system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 4811758497 # number of ReadReq MSHR miss cycles 1064system.cpu0.icache.ReadReq_mshr_miss_latency::total 4811758497 # number of ReadReq MSHR miss cycles 1065system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 4811758497 # number of demand (read+write) MSHR miss cycles 1066system.cpu0.icache.demand_mshr_miss_latency::total 4811758497 # number of demand (read+write) MSHR miss cycles 1067system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 4811758497 # number of overall MSHR miss cycles 1068system.cpu0.icache.overall_mshr_miss_latency::total 4811758497 # number of overall MSHR miss cycles 1069system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 7889500 # number of ReadReq MSHR uncacheable cycles 1070system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 7889500 # number of ReadReq MSHR uncacheable cycles 1071system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 7889500 # number of overall MSHR uncacheable cycles 1072system.cpu0.icache.overall_mshr_uncacheable_latency::total 7889500 # number of overall MSHR uncacheable cycles 1073system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.093562 # mshr miss rate for ReadReq accesses 1074system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.093562 # mshr miss rate for ReadReq accesses 1075system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.093562 # mshr miss rate for demand accesses 1076system.cpu0.icache.demand_mshr_miss_rate::total 0.093562 # mshr miss rate for demand accesses 1077system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.093562 # mshr miss rate for overall accesses 1078system.cpu0.icache.overall_mshr_miss_rate::total 0.093562 # mshr miss rate for overall accesses 1079system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12043.215833 # average ReadReq mshr miss latency 1080system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12043.215833 # average ReadReq mshr miss latency 1081system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12043.215833 # average overall mshr miss latency 1082system.cpu0.icache.demand_avg_mshr_miss_latency::total 12043.215833 # average overall mshr miss latency 1083system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12043.215833 # average overall mshr miss latency 1084system.cpu0.icache.overall_avg_mshr_miss_latency::total 12043.215833 # average overall mshr miss latency 1085system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency 1086system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 1087system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency 1088system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 1089system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate 1090system.cpu0.dcache.replacements 274797 # number of replacements 1091system.cpu0.dcache.tagsinuse 481.556098 # Cycle average of tags in use 1092system.cpu0.dcache.total_refs 9422136 # Total number of references to valid blocks. 1093system.cpu0.dcache.sampled_refs 275309 # Sample count of references to valid blocks. 1094system.cpu0.dcache.avg_refs 34.223858 # Average number of references to valid blocks. 1095system.cpu0.dcache.warmup_cycle 43505000 # Cycle when the warmup percentage was hit. 1096system.cpu0.dcache.occ_blocks::cpu0.data 481.556098 # Average occupied blocks per requestor 1097system.cpu0.dcache.occ_percent::cpu0.data 0.940539 # Average percentage of cache occupancy 1098system.cpu0.dcache.occ_percent::total 0.940539 # Average percentage of cache occupancy 1099system.cpu0.dcache.ReadReq_hits::cpu0.data 5871189 # number of ReadReq hits 1100system.cpu0.dcache.ReadReq_hits::total 5871189 # number of ReadReq hits 1101system.cpu0.dcache.WriteReq_hits::cpu0.data 3228929 # number of WriteReq hits 1102system.cpu0.dcache.WriteReq_hits::total 3228929 # number of WriteReq hits 1103system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 139484 # number of LoadLockedReq hits 1104system.cpu0.dcache.LoadLockedReq_hits::total 139484 # number of LoadLockedReq hits 1105system.cpu0.dcache.StoreCondReq_hits::cpu0.data 137178 # number of StoreCondReq hits 1106system.cpu0.dcache.StoreCondReq_hits::total 137178 # number of StoreCondReq hits 1107system.cpu0.dcache.demand_hits::cpu0.data 9100118 # number of demand (read+write) hits 1108system.cpu0.dcache.demand_hits::total 9100118 # number of demand (read+write) hits 1109system.cpu0.dcache.overall_hits::cpu0.data 9100118 # number of overall hits 1110system.cpu0.dcache.overall_hits::total 9100118 # number of overall hits 1111system.cpu0.dcache.ReadReq_misses::cpu0.data 393197 # number of ReadReq misses 1112system.cpu0.dcache.ReadReq_misses::total 393197 # number of ReadReq misses 1113system.cpu0.dcache.WriteReq_misses::cpu0.data 1579789 # number of WriteReq misses 1114system.cpu0.dcache.WriteReq_misses::total 1579789 # number of WriteReq misses 1115system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 8860 # number of LoadLockedReq misses 1116system.cpu0.dcache.LoadLockedReq_misses::total 8860 # number of LoadLockedReq misses 1117system.cpu0.dcache.StoreCondReq_misses::cpu0.data 7754 # number of StoreCondReq misses 1118system.cpu0.dcache.StoreCondReq_misses::total 7754 # number of StoreCondReq misses 1119system.cpu0.dcache.demand_misses::cpu0.data 1972986 # number of demand (read+write) misses 1120system.cpu0.dcache.demand_misses::total 1972986 # number of demand (read+write) misses 1121system.cpu0.dcache.overall_misses::cpu0.data 1972986 # number of overall misses 1122system.cpu0.dcache.overall_misses::total 1972986 # number of overall misses 1123system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 5458812500 # number of ReadReq miss cycles 1124system.cpu0.dcache.ReadReq_miss_latency::total 5458812500 # number of ReadReq miss cycles 1125system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 60787010865 # number of WriteReq miss cycles 1126system.cpu0.dcache.WriteReq_miss_latency::total 60787010865 # number of WriteReq miss cycles 1127system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 88634000 # number of LoadLockedReq miss cycles 1128system.cpu0.dcache.LoadLockedReq_miss_latency::total 88634000 # number of LoadLockedReq miss cycles 1129system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 50172500 # number of StoreCondReq miss cycles 1130system.cpu0.dcache.StoreCondReq_miss_latency::total 50172500 # number of StoreCondReq miss cycles 1131system.cpu0.dcache.demand_miss_latency::cpu0.data 66245823365 # number of demand (read+write) miss cycles 1132system.cpu0.dcache.demand_miss_latency::total 66245823365 # number of demand (read+write) miss cycles 1133system.cpu0.dcache.overall_miss_latency::cpu0.data 66245823365 # number of overall miss cycles 1134system.cpu0.dcache.overall_miss_latency::total 66245823365 # number of overall miss cycles 1135system.cpu0.dcache.ReadReq_accesses::cpu0.data 6264386 # number of ReadReq accesses(hits+misses) 1136system.cpu0.dcache.ReadReq_accesses::total 6264386 # number of ReadReq accesses(hits+misses) 1137system.cpu0.dcache.WriteReq_accesses::cpu0.data 4808718 # number of WriteReq accesses(hits+misses) 1138system.cpu0.dcache.WriteReq_accesses::total 4808718 # number of WriteReq accesses(hits+misses) 1139system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 148344 # number of LoadLockedReq accesses(hits+misses) 1140system.cpu0.dcache.LoadLockedReq_accesses::total 148344 # number of LoadLockedReq accesses(hits+misses) 1141system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 144932 # number of StoreCondReq accesses(hits+misses) 1142system.cpu0.dcache.StoreCondReq_accesses::total 144932 # number of StoreCondReq accesses(hits+misses) 1143system.cpu0.dcache.demand_accesses::cpu0.data 11073104 # number of demand (read+write) accesses 1144system.cpu0.dcache.demand_accesses::total 11073104 # number of demand (read+write) accesses 1145system.cpu0.dcache.overall_accesses::cpu0.data 11073104 # number of overall (read+write) accesses 1146system.cpu0.dcache.overall_accesses::total 11073104 # number of overall (read+write) accesses 1147system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.062767 # miss rate for ReadReq accesses 1148system.cpu0.dcache.ReadReq_miss_rate::total 0.062767 # miss rate for ReadReq accesses 1149system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.328526 # miss rate for WriteReq accesses 1150system.cpu0.dcache.WriteReq_miss_rate::total 0.328526 # miss rate for WriteReq accesses 1151system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.059726 # miss rate for LoadLockedReq accesses 1152system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.059726 # miss rate for LoadLockedReq accesses 1153system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.053501 # miss rate for StoreCondReq accesses 1154system.cpu0.dcache.StoreCondReq_miss_rate::total 0.053501 # miss rate for StoreCondReq accesses 1155system.cpu0.dcache.demand_miss_rate::cpu0.data 0.178178 # miss rate for demand accesses 1156system.cpu0.dcache.demand_miss_rate::total 0.178178 # miss rate for demand accesses 1157system.cpu0.dcache.overall_miss_rate::cpu0.data 0.178178 # miss rate for overall accesses 1158system.cpu0.dcache.overall_miss_rate::total 0.178178 # miss rate for overall accesses 1159system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 13883.148905 # average ReadReq miss latency 1160system.cpu0.dcache.ReadReq_avg_miss_latency::total 13883.148905 # average ReadReq miss latency 1161system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 38477.930195 # average WriteReq miss latency 1162system.cpu0.dcache.WriteReq_avg_miss_latency::total 38477.930195 # average WriteReq miss latency 1163system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 10003.837472 # average LoadLockedReq miss latency 1164system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10003.837472 # average LoadLockedReq miss latency 1165system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 6470.531339 # average StoreCondReq miss latency 1166system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 6470.531339 # average StoreCondReq miss latency 1167system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 33576.428502 # average overall miss latency 1168system.cpu0.dcache.demand_avg_miss_latency::total 33576.428502 # average overall miss latency 1169system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 33576.428502 # average overall miss latency 1170system.cpu0.dcache.overall_avg_miss_latency::total 33576.428502 # average overall miss latency 1171system.cpu0.dcache.blocked_cycles::no_mshrs 8479 # number of cycles access was blocked 1172system.cpu0.dcache.blocked_cycles::no_targets 4081 # number of cycles access was blocked 1173system.cpu0.dcache.blocked::no_mshrs 642 # number of cycles access was blocked 1174system.cpu0.dcache.blocked::no_targets 79 # number of cycles access was blocked 1175system.cpu0.dcache.avg_blocked_cycles::no_mshrs 13.207165 # average number of cycles each access was blocked 1176system.cpu0.dcache.avg_blocked_cycles::no_targets 51.658228 # average number of cycles each access was blocked 1177system.cpu0.dcache.fast_writes 0 # number of fast writes performed 1178system.cpu0.dcache.cache_copies 0 # number of cache copies performed 1179system.cpu0.dcache.writebacks::writebacks 255199 # number of writebacks 1180system.cpu0.dcache.writebacks::total 255199 # number of writebacks 1181system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 204311 # number of ReadReq MSHR hits 1182system.cpu0.dcache.ReadReq_mshr_hits::total 204311 # number of ReadReq MSHR hits 1183system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1449026 # number of WriteReq MSHR hits 1184system.cpu0.dcache.WriteReq_mshr_hits::total 1449026 # number of WriteReq MSHR hits 1185system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 480 # number of LoadLockedReq MSHR hits 1186system.cpu0.dcache.LoadLockedReq_mshr_hits::total 480 # number of LoadLockedReq MSHR hits 1187system.cpu0.dcache.demand_mshr_hits::cpu0.data 1653337 # number of demand (read+write) MSHR hits 1188system.cpu0.dcache.demand_mshr_hits::total 1653337 # number of demand (read+write) MSHR hits 1189system.cpu0.dcache.overall_mshr_hits::cpu0.data 1653337 # number of overall MSHR hits 1190system.cpu0.dcache.overall_mshr_hits::total 1653337 # number of overall MSHR hits 1191system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 188886 # number of ReadReq MSHR misses 1192system.cpu0.dcache.ReadReq_mshr_misses::total 188886 # number of ReadReq MSHR misses 1193system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 130763 # number of WriteReq MSHR misses 1194system.cpu0.dcache.WriteReq_mshr_misses::total 130763 # number of WriteReq MSHR misses 1195system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 8380 # number of LoadLockedReq MSHR misses 1196system.cpu0.dcache.LoadLockedReq_mshr_misses::total 8380 # number of LoadLockedReq MSHR misses 1197system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 7752 # number of StoreCondReq MSHR misses 1198system.cpu0.dcache.StoreCondReq_mshr_misses::total 7752 # number of StoreCondReq MSHR misses 1199system.cpu0.dcache.demand_mshr_misses::cpu0.data 319649 # number of demand (read+write) MSHR misses 1200system.cpu0.dcache.demand_mshr_misses::total 319649 # number of demand (read+write) MSHR misses 1201system.cpu0.dcache.overall_mshr_misses::cpu0.data 319649 # number of overall MSHR misses 1202system.cpu0.dcache.overall_mshr_misses::total 319649 # number of overall MSHR misses 1203system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2359118000 # number of ReadReq MSHR miss cycles 1204system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2359118000 # number of ReadReq MSHR miss cycles 1205system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 4052722492 # number of WriteReq MSHR miss cycles 1206system.cpu0.dcache.WriteReq_mshr_miss_latency::total 4052722492 # number of WriteReq MSHR miss cycles 1207system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 66818500 # number of LoadLockedReq MSHR miss cycles 1208system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 66818500 # number of LoadLockedReq MSHR miss cycles 1209system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 34670500 # number of StoreCondReq MSHR miss cycles 1210system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 34670500 # number of StoreCondReq MSHR miss cycles 1211system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data 1000 # number of StoreCondFailReq MSHR miss cycles 1212system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total 1000 # number of StoreCondFailReq MSHR miss cycles 1213system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 6411840492 # number of demand (read+write) MSHR miss cycles 1214system.cpu0.dcache.demand_mshr_miss_latency::total 6411840492 # number of demand (read+write) MSHR miss cycles 1215system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 6411840492 # number of overall MSHR miss cycles 1216system.cpu0.dcache.overall_mshr_miss_latency::total 6411840492 # number of overall MSHR miss cycles 1217system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 13437088000 # number of ReadReq MSHR uncacheable cycles 1218system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 13437088000 # number of ReadReq MSHR uncacheable cycles 1219system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 1251489878 # number of WriteReq MSHR uncacheable cycles 1220system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1251489878 # number of WriteReq MSHR uncacheable cycles 1221system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 14688577878 # number of overall MSHR uncacheable cycles 1222system.cpu0.dcache.overall_mshr_uncacheable_latency::total 14688577878 # number of overall MSHR uncacheable cycles 1223system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.030152 # mshr miss rate for ReadReq accesses 1224system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.030152 # mshr miss rate for ReadReq accesses 1225system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.027193 # mshr miss rate for WriteReq accesses 1226system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.027193 # mshr miss rate for WriteReq accesses 1227system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.056490 # mshr miss rate for LoadLockedReq accesses 1228system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.056490 # mshr miss rate for LoadLockedReq accesses 1229system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.053487 # mshr miss rate for StoreCondReq accesses 1230system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.053487 # mshr miss rate for StoreCondReq accesses 1231system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.028867 # mshr miss rate for demand accesses 1232system.cpu0.dcache.demand_mshr_miss_rate::total 0.028867 # mshr miss rate for demand accesses 1233system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.028867 # mshr miss rate for overall accesses 1234system.cpu0.dcache.overall_mshr_miss_rate::total 0.028867 # mshr miss rate for overall accesses 1235system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12489.639253 # average ReadReq mshr miss latency 1236system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12489.639253 # average ReadReq mshr miss latency 1237system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 30992.884012 # average WriteReq mshr miss latency 1238system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30992.884012 # average WriteReq mshr miss latency 1239system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 7973.568019 # average LoadLockedReq mshr miss latency 1240system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 7973.568019 # average LoadLockedReq mshr miss latency 1241system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 4472.458720 # average StoreCondReq mshr miss latency 1242system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 4472.458720 # average StoreCondReq mshr miss latency 1243system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data inf # average StoreCondFailReq mshr miss latency 1244system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency 1245system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 20059.003757 # average overall mshr miss latency 1246system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20059.003757 # average overall mshr miss latency 1247system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 20059.003757 # average overall mshr miss latency 1248system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20059.003757 # average overall mshr miss latency 1249system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency 1250system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 1251system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency 1252system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 1253system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency 1254system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 1255system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 1256system.cpu1.branchPred.lookups 9260108 # Number of BP lookups 1257system.cpu1.branchPred.condPredicted 7598823 # Number of conditional branches predicted 1258system.cpu1.branchPred.condIncorrect 418413 # Number of conditional branches incorrect 1259system.cpu1.branchPred.BTBLookups 6211409 # Number of BTB lookups 1260system.cpu1.branchPred.BTBHits 5330705 # Number of BTB hits 1261system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 1262system.cpu1.branchPred.BTBHitPct 85.821188 # BTB Hit Percentage 1263system.cpu1.branchPred.usedRAS 799378 # Number of times the RAS was used to get a target. 1264system.cpu1.branchPred.RASInCorrect 44339 # Number of incorrect RAS predictions. 1265system.cpu1.dtb.inst_hits 0 # ITB inst hits 1266system.cpu1.dtb.inst_misses 0 # ITB inst misses 1267system.cpu1.dtb.read_hits 43181625 # DTB read hits 1268system.cpu1.dtb.read_misses 38342 # DTB read misses 1269system.cpu1.dtb.write_hits 6975478 # DTB write hits 1270system.cpu1.dtb.write_misses 10879 # DTB write misses 1271system.cpu1.dtb.flush_tlb 4 # Number of times complete TLB was flushed 1272system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 1273system.cpu1.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID 1274system.cpu1.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID 1275system.cpu1.dtb.flush_entries 2004 # Number of entries that have been flushed from TLB 1276system.cpu1.dtb.align_faults 3080 # Number of TLB faults due to alignment restrictions 1277system.cpu1.dtb.prefetch_faults 279 # Number of TLB faults due to prefetch 1278system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 1279system.cpu1.dtb.perms_faults 684 # Number of TLB faults due to permissions restrictions 1280system.cpu1.dtb.read_accesses 43219967 # DTB read accesses 1281system.cpu1.dtb.write_accesses 6986357 # DTB write accesses 1282system.cpu1.dtb.inst_accesses 0 # ITB inst accesses 1283system.cpu1.dtb.hits 50157103 # DTB hits 1284system.cpu1.dtb.misses 49221 # DTB misses 1285system.cpu1.dtb.accesses 50206324 # DTB accesses 1286system.cpu1.itb.inst_hits 8542294 # ITB inst hits 1287system.cpu1.itb.inst_misses 5605 # ITB inst misses 1288system.cpu1.itb.read_hits 0 # DTB read hits 1289system.cpu1.itb.read_misses 0 # DTB read misses 1290system.cpu1.itb.write_hits 0 # DTB write hits 1291system.cpu1.itb.write_misses 0 # DTB write misses 1292system.cpu1.itb.flush_tlb 4 # Number of times complete TLB was flushed 1293system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 1294system.cpu1.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID 1295system.cpu1.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID 1296system.cpu1.itb.flush_entries 1533 # Number of entries that have been flushed from TLB 1297system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 1298system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 1299system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 1300system.cpu1.itb.perms_faults 1566 # Number of TLB faults due to permissions restrictions 1301system.cpu1.itb.read_accesses 0 # DTB read accesses 1302system.cpu1.itb.write_accesses 0 # DTB write accesses 1303system.cpu1.itb.inst_accesses 8547899 # ITB inst accesses 1304system.cpu1.itb.hits 8542294 # DTB hits 1305system.cpu1.itb.misses 5605 # DTB misses 1306system.cpu1.itb.accesses 8547899 # DTB accesses 1307system.cpu1.numCycles 410577330 # number of cpu cycles simulated 1308system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started 1309system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed 1310system.cpu1.fetch.icacheStallCycles 20304470 # Number of cycles fetch is stalled on an Icache miss 1311system.cpu1.fetch.Insts 67058817 # Number of instructions fetch has processed 1312system.cpu1.fetch.Branches 9260108 # Number of branches that fetch encountered 1313system.cpu1.fetch.predictedBranches 6130083 # Number of branches that fetch has predicted taken 1314system.cpu1.fetch.Cycles 14383842 # Number of cycles fetch has run and was not squashing or blocked 1315system.cpu1.fetch.SquashCycles 4002399 # Number of cycles fetch has spent squashing 1316system.cpu1.fetch.TlbCycles 71431 # Number of cycles fetch has spent waiting for tlb 1317system.cpu1.fetch.BlockedCycles 77735291 # Number of cycles fetch has spent blocked 1318system.cpu1.fetch.MiscStallCycles 5936 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 1319system.cpu1.fetch.PendingTrapStallCycles 42666 # Number of stall cycles due to pending traps 1320system.cpu1.fetch.PendingQuiesceStallCycles 133916 # Number of stall cycles due to pending quiesce instructions 1321system.cpu1.fetch.IcacheWaitRetryStallCycles 201 # Number of stall cycles due to full MSHR 1322system.cpu1.fetch.CacheLines 8540383 # Number of cache lines fetched 1323system.cpu1.fetch.IcacheSquashes 747213 # Number of outstanding Icache misses that were squashed 1324system.cpu1.fetch.ItlbSquashes 2975 # Number of outstanding ITLB misses that were squashed 1325system.cpu1.fetch.rateDist::samples 115405308 # Number of instructions fetched each cycle (Total) 1326system.cpu1.fetch.rateDist::mean 0.704397 # Number of instructions fetched each cycle (Total) 1327system.cpu1.fetch.rateDist::stdev 2.049572 # Number of instructions fetched each cycle (Total) 1328system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 1329system.cpu1.fetch.rateDist::0 101028811 87.54% 87.54% # Number of instructions fetched each cycle (Total) 1330system.cpu1.fetch.rateDist::1 815655 0.71% 88.25% # Number of instructions fetched each cycle (Total) 1331system.cpu1.fetch.rateDist::2 964627 0.84% 89.09% # Number of instructions fetched each cycle (Total) 1332system.cpu1.fetch.rateDist::3 1914792 1.66% 90.74% # Number of instructions fetched each cycle (Total) 1333system.cpu1.fetch.rateDist::4 1533608 1.33% 92.07% # Number of instructions fetched each cycle (Total) 1334system.cpu1.fetch.rateDist::5 591916 0.51% 92.59% # Number of instructions fetched each cycle (Total) 1335system.cpu1.fetch.rateDist::6 2159319 1.87% 94.46% # Number of instructions fetched each cycle (Total) 1336system.cpu1.fetch.rateDist::7 420670 0.36% 94.82% # Number of instructions fetched each cycle (Total) 1337system.cpu1.fetch.rateDist::8 5975910 5.18% 100.00% # Number of instructions fetched each cycle (Total) 1338system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 1339system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 1340system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 1341system.cpu1.fetch.rateDist::total 115405308 # Number of instructions fetched each cycle (Total) 1342system.cpu1.fetch.branchRate 0.022554 # Number of branch fetches per cycle 1343system.cpu1.fetch.rate 0.163328 # Number of inst fetches per cycle 1344system.cpu1.decode.IdleCycles 21846277 # Number of cycles decode is idle 1345system.cpu1.decode.BlockedCycles 77383941 # Number of cycles decode is blocked 1346system.cpu1.decode.RunCycles 13006148 # Number of cycles decode is running 1347system.cpu1.decode.UnblockCycles 540398 # Number of cycles decode is unblocking 1348system.cpu1.decode.SquashCycles 2628544 # Number of cycles decode is squashing 1349system.cpu1.decode.BranchResolved 1139252 # Number of times decode resolved a branch 1350system.cpu1.decode.BranchMispred 100555 # Number of times decode detected a branch misprediction 1351system.cpu1.decode.DecodedInsts 76481536 # Number of instructions handled by decode 1352system.cpu1.decode.SquashedInsts 334945 # Number of squashed instructions handled by decode 1353system.cpu1.rename.SquashCycles 2628544 # Number of cycles rename is squashing 1354system.cpu1.rename.IdleCycles 23246660 # Number of cycles rename is idle 1355system.cpu1.rename.BlockCycles 32001614 # Number of cycles rename is blocking 1356system.cpu1.rename.serializeStallCycles 41094778 # count of cycles rename stalled for serializing inst 1357system.cpu1.rename.RunCycles 12051133 # Number of cycles rename is running 1358system.cpu1.rename.UnblockCycles 4382579 # Number of cycles rename is unblocking 1359system.cpu1.rename.RenamedInsts 70980554 # Number of instructions processed by rename 1360system.cpu1.rename.ROBFullEvents 18812 # Number of times rename has blocked due to ROB full 1361system.cpu1.rename.IQFullEvents 684543 # Number of times rename has blocked due to IQ full 1362system.cpu1.rename.LSQFullEvents 3106754 # Number of times rename has blocked due to LSQ full 1363system.cpu1.rename.FullRegisterEvents 398 # Number of times there has been no free registers 1364system.cpu1.rename.RenamedOperands 74967908 # Number of destination operands rename has renamed 1365system.cpu1.rename.RenameLookups 326797465 # Number of register rename lookups that rename has made 1366system.cpu1.rename.int_rename_lookups 326738119 # Number of integer rename lookups 1367system.cpu1.rename.fp_rename_lookups 59346 # Number of floating rename lookups 1368system.cpu1.rename.CommittedMaps 50107015 # Number of HB maps that are committed 1369system.cpu1.rename.UndoneMaps 24860893 # Number of HB maps that are undone due to squashing 1370system.cpu1.rename.serializingInsts 461639 # count of serializing insts renamed 1371system.cpu1.rename.tempSerializingInsts 401710 # count of temporary serializing insts renamed 1372system.cpu1.rename.skidInsts 8025653 # count of insts added to the skid buffer 1373system.cpu1.memDep0.insertedLoads 13466262 # Number of loads inserted to the mem dependence unit. 1374system.cpu1.memDep0.insertedStores 8327830 # Number of stores inserted to the mem dependence unit. 1375system.cpu1.memDep0.conflictingLoads 1061558 # Number of conflicting loads. 1376system.cpu1.memDep0.conflictingStores 1475331 # Number of conflicting stores. 1377system.cpu1.iq.iqInstsAdded 64680036 # Number of instructions added to the IQ (excludes non-spec) 1378system.cpu1.iq.iqNonSpecInstsAdded 1175419 # Number of non-speculative instructions added to the IQ 1379system.cpu1.iq.iqInstsIssued 90315471 # Number of instructions issued 1380system.cpu1.iq.iqSquashedInstsIssued 95817 # Number of squashed instructions issued 1381system.cpu1.iq.iqSquashedInstsExamined 16379719 # Number of squashed instructions iterated over during squash; mainly for profiling 1382system.cpu1.iq.iqSquashedOperandsExamined 46059622 # Number of squashed operands that are examined and possibly removed from graph 1383system.cpu1.iq.iqSquashedNonSpecRemoved 276388 # Number of squashed non-spec instructions that were removed 1384system.cpu1.iq.issued_per_cycle::samples 115405308 # Number of insts issued each cycle 1385system.cpu1.iq.issued_per_cycle::mean 0.782594 # Number of insts issued each cycle 1386system.cpu1.iq.issued_per_cycle::stdev 1.520017 # Number of insts issued each cycle 1387system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 1388system.cpu1.iq.issued_per_cycle::0 84537407 73.25% 73.25% # Number of insts issued each cycle 1389system.cpu1.iq.issued_per_cycle::1 8582035 7.44% 80.69% # Number of insts issued each cycle 1390system.cpu1.iq.issued_per_cycle::2 4411988 3.82% 84.51% # Number of insts issued each cycle 1391system.cpu1.iq.issued_per_cycle::3 3834760 3.32% 87.83% # Number of insts issued each cycle 1392system.cpu1.iq.issued_per_cycle::4 10634435 9.21% 97.05% # Number of insts issued each cycle 1393system.cpu1.iq.issued_per_cycle::5 1994605 1.73% 98.78% # Number of insts issued each cycle 1394system.cpu1.iq.issued_per_cycle::6 1053936 0.91% 99.69% # Number of insts issued each cycle 1395system.cpu1.iq.issued_per_cycle::7 278337 0.24% 99.93% # Number of insts issued each cycle 1396system.cpu1.iq.issued_per_cycle::8 77805 0.07% 100.00% # Number of insts issued each cycle 1397system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 1398system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 1399system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 1400system.cpu1.iq.issued_per_cycle::total 115405308 # Number of insts issued each cycle 1401system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 1402system.cpu1.iq.fu_full::IntAlu 32501 0.41% 0.41% # attempts to use FU when none available 1403system.cpu1.iq.fu_full::IntMult 990 0.01% 0.42% # attempts to use FU when none available 1404system.cpu1.iq.fu_full::IntDiv 0 0.00% 0.42% # attempts to use FU when none available 1405system.cpu1.iq.fu_full::FloatAdd 0 0.00% 0.42% # attempts to use FU when none available 1406system.cpu1.iq.fu_full::FloatCmp 0 0.00% 0.42% # attempts to use FU when none available 1407system.cpu1.iq.fu_full::FloatCvt 0 0.00% 0.42% # attempts to use FU when none available 1408system.cpu1.iq.fu_full::FloatMult 0 0.00% 0.42% # attempts to use FU when none available 1409system.cpu1.iq.fu_full::FloatDiv 0 0.00% 0.42% # attempts to use FU when none available 1410system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 0.42% # attempts to use FU when none available 1411system.cpu1.iq.fu_full::SimdAdd 0 0.00% 0.42% # attempts to use FU when none available 1412system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 0.42% # attempts to use FU when none available 1413system.cpu1.iq.fu_full::SimdAlu 0 0.00% 0.42% # attempts to use FU when none available 1414system.cpu1.iq.fu_full::SimdCmp 0 0.00% 0.42% # attempts to use FU when none available 1415system.cpu1.iq.fu_full::SimdCvt 0 0.00% 0.42% # attempts to use FU when none available 1416system.cpu1.iq.fu_full::SimdMisc 0 0.00% 0.42% # attempts to use FU when none available 1417system.cpu1.iq.fu_full::SimdMult 0 0.00% 0.42% # attempts to use FU when none available 1418system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 0.42% # attempts to use FU when none available 1419system.cpu1.iq.fu_full::SimdShift 0 0.00% 0.42% # attempts to use FU when none available 1420system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 0.42% # attempts to use FU when none available 1421system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 0.42% # attempts to use FU when none available 1422system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 0.42% # attempts to use FU when none available 1423system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 0.42% # attempts to use FU when none available 1424system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 0.42% # attempts to use FU when none available 1425system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 0.42% # attempts to use FU when none available 1426system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 0.42% # attempts to use FU when none available 1427system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 0.42% # attempts to use FU when none available 1428system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 0.42% # attempts to use FU when none available 1429system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.42% # attempts to use FU when none available 1430system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 0.42% # attempts to use FU when none available 1431system.cpu1.iq.fu_full::MemRead 7572486 95.74% 96.16% # attempts to use FU when none available 1432system.cpu1.iq.fu_full::MemWrite 303829 3.84% 100.00% # attempts to use FU when none available 1433system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 1434system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 1435system.cpu1.iq.FU_type_0::No_OpClass 313932 0.35% 0.35% # Type of FU issued 1436system.cpu1.iq.FU_type_0::IntAlu 38327866 42.44% 42.79% # Type of FU issued 1437system.cpu1.iq.FU_type_0::IntMult 61115 0.07% 42.85% # Type of FU issued 1438system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 42.85% # Type of FU issued 1439system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 42.85% # Type of FU issued 1440system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 42.85% # Type of FU issued 1441system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 42.85% # Type of FU issued 1442system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 42.85% # Type of FU issued 1443system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 42.85% # Type of FU issued 1444system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 42.85% # Type of FU issued 1445system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 42.85% # Type of FU issued 1446system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 42.85% # Type of FU issued 1447system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 42.85% # Type of FU issued 1448system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 42.85% # Type of FU issued 1449system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 42.85% # Type of FU issued 1450system.cpu1.iq.FU_type_0::SimdMisc 8 0.00% 42.85% # Type of FU issued 1451system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 42.85% # Type of FU issued 1452system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 42.85% # Type of FU issued 1453system.cpu1.iq.FU_type_0::SimdShift 1 0.00% 42.85% # Type of FU issued 1454system.cpu1.iq.FU_type_0::SimdShiftAcc 6 0.00% 42.85% # Type of FU issued 1455system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 42.85% # Type of FU issued 1456system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 42.85% # Type of FU issued 1457system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 42.85% # Type of FU issued 1458system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 42.85% # Type of FU issued 1459system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 42.85% # Type of FU issued 1460system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 42.85% # Type of FU issued 1461system.cpu1.iq.FU_type_0::SimdFloatMisc 1704 0.00% 42.85% # Type of FU issued 1462system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 42.85% # Type of FU issued 1463system.cpu1.iq.FU_type_0::SimdFloatMultAcc 6 0.00% 42.85% # Type of FU issued 1464system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 42.85% # Type of FU issued 1465system.cpu1.iq.FU_type_0::MemRead 44265466 49.01% 91.87% # Type of FU issued 1466system.cpu1.iq.FU_type_0::MemWrite 7345367 8.13% 100.00% # Type of FU issued 1467system.cpu1.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 1468system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 1469system.cpu1.iq.FU_type_0::total 90315471 # Type of FU issued 1470system.cpu1.iq.rate 0.219972 # Inst issue rate 1471system.cpu1.iq.fu_busy_cnt 7909806 # FU busy when requested 1472system.cpu1.iq.fu_busy_rate 0.087580 # FU busy rate (busy events/executed inst) 1473system.cpu1.iq.int_inst_queue_reads 304076071 # Number of integer instruction queue reads 1474system.cpu1.iq.int_inst_queue_writes 82244261 # Number of integer instruction queue writes 1475system.cpu1.iq.int_inst_queue_wakeup_accesses 54749584 # Number of integer instruction queue wakeup accesses 1476system.cpu1.iq.fp_inst_queue_reads 14863 # Number of floating instruction queue reads 1477system.cpu1.iq.fp_inst_queue_writes 8084 # Number of floating instruction queue writes 1478system.cpu1.iq.fp_inst_queue_wakeup_accesses 6852 # Number of floating instruction queue wakeup accesses 1479system.cpu1.iq.int_alu_accesses 97903555 # Number of integer alu accesses 1480system.cpu1.iq.fp_alu_accesses 7790 # Number of floating point alu accesses 1481system.cpu1.iew.lsq.thread0.forwLoads 356637 # Number of loads that had data forwarded from stores 1482system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 1483system.cpu1.iew.lsq.thread0.squashedLoads 3487877 # Number of loads squashed 1484system.cpu1.iew.lsq.thread0.ignoredResponses 4207 # Number of memory responses ignored because the instruction is squashed 1485system.cpu1.iew.lsq.thread0.memOrderViolation 17725 # Number of memory ordering violations 1486system.cpu1.iew.lsq.thread0.squashedStores 1325961 # Number of stores squashed 1487system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 1488system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 1489system.cpu1.iew.lsq.thread0.rescheduledLoads 31951985 # Number of loads that were rescheduled 1490system.cpu1.iew.lsq.thread0.cacheBlocked 889967 # Number of times an access to memory failed due to the cache being blocked 1491system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle 1492system.cpu1.iew.iewSquashCycles 2628544 # Number of cycles IEW is squashing 1493system.cpu1.iew.iewBlockCycles 24227901 # Number of cycles IEW is blocking 1494system.cpu1.iew.iewUnblockCycles 361425 # Number of cycles IEW is unblocking 1495system.cpu1.iew.iewDispatchedInsts 65958607 # Number of instructions dispatched to IQ 1496system.cpu1.iew.iewDispSquashedInsts 113659 # Number of squashed instructions skipped by dispatch 1497system.cpu1.iew.iewDispLoadInsts 13466262 # Number of dispatched load instructions 1498system.cpu1.iew.iewDispStoreInsts 8327830 # Number of dispatched store instructions 1499system.cpu1.iew.iewDispNonSpecInsts 878933 # Number of dispatched non-speculative instructions 1500system.cpu1.iew.iewIQFullEvents 66066 # Number of times the IQ has become full, causing a stall 1501system.cpu1.iew.iewLSQFullEvents 3533 # Number of times the LSQ has become full, causing a stall 1502system.cpu1.iew.memOrderViolationEvents 17725 # Number of memory order violations 1503system.cpu1.iew.predictedTakenIncorrect 207255 # Number of branches that were predicted taken incorrectly 1504system.cpu1.iew.predictedNotTakenIncorrect 158224 # Number of branches that were predicted not taken incorrectly 1505system.cpu1.iew.branchMispredicts 365479 # Number of branch mispredicts detected at execute 1506system.cpu1.iew.iewExecutedInsts 87865625 # Number of executed instructions 1507system.cpu1.iew.iewExecLoadInsts 43564360 # Number of load instructions executed 1508system.cpu1.iew.iewExecSquashedInsts 2449846 # Number of squashed instructions skipped in execute 1509system.cpu1.iew.exec_swp 0 # number of swp insts executed 1510system.cpu1.iew.exec_nop 103152 # number of nop insts executed 1511system.cpu1.iew.exec_refs 50845626 # number of memory reference insts executed 1512system.cpu1.iew.exec_branches 7156733 # Number of branches executed 1513system.cpu1.iew.exec_stores 7281266 # Number of stores executed 1514system.cpu1.iew.exec_rate 0.214005 # Inst execution rate 1515system.cpu1.iew.wb_sent 86881552 # cumulative count of insts sent to commit 1516system.cpu1.iew.wb_count 54756436 # cumulative count of insts written-back 1517system.cpu1.iew.wb_producers 30516075 # num instructions producing a value 1518system.cpu1.iew.wb_consumers 54547350 # num instructions consuming a value 1519system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 1520system.cpu1.iew.wb_rate 0.133364 # insts written-back per cycle 1521system.cpu1.iew.wb_fanout 0.559442 # average fanout of values written-back 1522system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 1523system.cpu1.commit.commitSquashedInsts 16276380 # The number of squashed insts skipped by commit 1524system.cpu1.commit.commitNonSpecStalls 899031 # The number of times commit has been forced to stall to communicate backwards 1525system.cpu1.commit.branchMispredicts 319402 # The number of times a branch was mispredicted 1526system.cpu1.commit.committed_per_cycle::samples 112776764 # Number of insts commited each cycle 1527system.cpu1.commit.committed_per_cycle::mean 0.436287 # Number of insts commited each cycle 1528system.cpu1.commit.committed_per_cycle::stdev 1.405749 # Number of insts commited each cycle 1529system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 1530system.cpu1.commit.committed_per_cycle::0 95648521 84.81% 84.81% # Number of insts commited each cycle 1531system.cpu1.commit.committed_per_cycle::1 8417489 7.46% 92.28% # Number of insts commited each cycle 1532system.cpu1.commit.committed_per_cycle::2 2180084 1.93% 94.21% # Number of insts commited each cycle 1533system.cpu1.commit.committed_per_cycle::3 1287029 1.14% 95.35% # Number of insts commited each cycle 1534system.cpu1.commit.committed_per_cycle::4 1270394 1.13% 96.48% # Number of insts commited each cycle 1535system.cpu1.commit.committed_per_cycle::5 584036 0.52% 96.99% # Number of insts commited each cycle 1536system.cpu1.commit.committed_per_cycle::6 1018862 0.90% 97.90% # Number of insts commited each cycle 1537system.cpu1.commit.committed_per_cycle::7 513430 0.46% 98.35% # Number of insts commited each cycle 1538system.cpu1.commit.committed_per_cycle::8 1856919 1.65% 100.00% # Number of insts commited each cycle 1539system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 1540system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 1541system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 1542system.cpu1.commit.committed_per_cycle::total 112776764 # Number of insts commited each cycle 1543system.cpu1.commit.committedInsts 38866915 # Number of instructions committed 1544system.cpu1.commit.committedOps 49203034 # Number of ops (including micro ops) committed 1545system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed 1546system.cpu1.commit.refs 16980254 # Number of memory references committed 1547system.cpu1.commit.loads 9978385 # Number of loads committed 1548system.cpu1.commit.membars 195514 # Number of memory barriers committed 1549system.cpu1.commit.branches 6118836 # Number of branches committed 1550system.cpu1.commit.fp_insts 6822 # Number of committed floating point instructions. 1551system.cpu1.commit.int_insts 43616937 # Number of committed integer instructions. 1552system.cpu1.commit.function_calls 553185 # Number of function calls committed. 1553system.cpu1.commit.bw_lim_events 1856919 # number cycles where commit BW limit reached 1554system.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits 1555system.cpu1.rob.rob_reads 175333256 # The number of ROB reads 1556system.cpu1.rob.rob_writes 133679925 # The number of ROB writes 1557system.cpu1.timesIdled 1420320 # Number of times that the entire CPU went into an idle state and unscheduled itself 1558system.cpu1.idleCycles 295172022 # Total number of cycles that the CPU has spent unscheduled due to idling 1559system.cpu1.quiesceCycles 4794342654 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 1560system.cpu1.committedInsts 38797276 # Number of Instructions Simulated 1561system.cpu1.committedOps 49133395 # Number of Ops (including micro ops) Simulated 1562system.cpu1.committedInsts_total 38797276 # Number of Instructions Simulated 1563system.cpu1.cpi 10.582633 # CPI: Cycles Per Instruction 1564system.cpu1.cpi_total 10.582633 # CPI: Total CPI of All Threads 1565system.cpu1.ipc 0.094494 # IPC: Instructions Per Cycle 1566system.cpu1.ipc_total 0.094494 # IPC: Total IPC of All Threads 1567system.cpu1.int_regfile_reads 393458890 # number of integer regfile reads 1568system.cpu1.int_regfile_writes 57301820 # number of integer regfile writes 1569system.cpu1.fp_regfile_reads 4905 # number of floating regfile reads 1570system.cpu1.fp_regfile_writes 2316 # number of floating regfile writes 1571system.cpu1.misc_regfile_reads 18909839 # number of misc regfile reads 1572system.cpu1.misc_regfile_writes 419175 # number of misc regfile writes 1573system.cpu1.icache.replacements 613709 # number of replacements 1574system.cpu1.icache.tagsinuse 498.827741 # Cycle average of tags in use 1575system.cpu1.icache.total_refs 7879826 # Total number of references to valid blocks. 1576system.cpu1.icache.sampled_refs 614221 # Sample count of references to valid blocks. 1577system.cpu1.icache.avg_refs 12.828975 # Average number of references to valid blocks. 1578system.cpu1.icache.warmup_cycle 74226336500 # Cycle when the warmup percentage was hit. 1579system.cpu1.icache.occ_blocks::cpu1.inst 498.827741 # Average occupied blocks per requestor 1580system.cpu1.icache.occ_percent::cpu1.inst 0.974273 # Average percentage of cache occupancy 1581system.cpu1.icache.occ_percent::total 0.974273 # Average percentage of cache occupancy 1582system.cpu1.icache.ReadReq_hits::cpu1.inst 7879826 # number of ReadReq hits 1583system.cpu1.icache.ReadReq_hits::total 7879826 # number of ReadReq hits 1584system.cpu1.icache.demand_hits::cpu1.inst 7879826 # number of demand (read+write) hits 1585system.cpu1.icache.demand_hits::total 7879826 # number of demand (read+write) hits 1586system.cpu1.icache.overall_hits::cpu1.inst 7879826 # number of overall hits 1587system.cpu1.icache.overall_hits::total 7879826 # number of overall hits 1588system.cpu1.icache.ReadReq_misses::cpu1.inst 660506 # number of ReadReq misses 1589system.cpu1.icache.ReadReq_misses::total 660506 # number of ReadReq misses 1590system.cpu1.icache.demand_misses::cpu1.inst 660506 # number of demand (read+write) misses 1591system.cpu1.icache.demand_misses::total 660506 # number of demand (read+write) misses 1592system.cpu1.icache.overall_misses::cpu1.inst 660506 # number of overall misses 1593system.cpu1.icache.overall_misses::total 660506 # number of overall misses 1594system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 8908973494 # number of ReadReq miss cycles 1595system.cpu1.icache.ReadReq_miss_latency::total 8908973494 # number of ReadReq miss cycles 1596system.cpu1.icache.demand_miss_latency::cpu1.inst 8908973494 # number of demand (read+write) miss cycles 1597system.cpu1.icache.demand_miss_latency::total 8908973494 # number of demand (read+write) miss cycles 1598system.cpu1.icache.overall_miss_latency::cpu1.inst 8908973494 # number of overall miss cycles 1599system.cpu1.icache.overall_miss_latency::total 8908973494 # number of overall miss cycles 1600system.cpu1.icache.ReadReq_accesses::cpu1.inst 8540332 # number of ReadReq accesses(hits+misses) 1601system.cpu1.icache.ReadReq_accesses::total 8540332 # number of ReadReq accesses(hits+misses) 1602system.cpu1.icache.demand_accesses::cpu1.inst 8540332 # number of demand (read+write) accesses 1603system.cpu1.icache.demand_accesses::total 8540332 # number of demand (read+write) accesses 1604system.cpu1.icache.overall_accesses::cpu1.inst 8540332 # number of overall (read+write) accesses 1605system.cpu1.icache.overall_accesses::total 8540332 # number of overall (read+write) accesses 1606system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.077340 # miss rate for ReadReq accesses 1607system.cpu1.icache.ReadReq_miss_rate::total 0.077340 # miss rate for ReadReq accesses 1608system.cpu1.icache.demand_miss_rate::cpu1.inst 0.077340 # miss rate for demand accesses 1609system.cpu1.icache.demand_miss_rate::total 0.077340 # miss rate for demand accesses 1610system.cpu1.icache.overall_miss_rate::cpu1.inst 0.077340 # miss rate for overall accesses 1611system.cpu1.icache.overall_miss_rate::total 0.077340 # miss rate for overall accesses 1612system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13488.103808 # average ReadReq miss latency 1613system.cpu1.icache.ReadReq_avg_miss_latency::total 13488.103808 # average ReadReq miss latency 1614system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13488.103808 # average overall miss latency 1615system.cpu1.icache.demand_avg_miss_latency::total 13488.103808 # average overall miss latency 1616system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13488.103808 # average overall miss latency 1617system.cpu1.icache.overall_avg_miss_latency::total 13488.103808 # average overall miss latency 1618system.cpu1.icache.blocked_cycles::no_mshrs 2847 # number of cycles access was blocked 1619system.cpu1.icache.blocked_cycles::no_targets 1026 # number of cycles access was blocked 1620system.cpu1.icache.blocked::no_mshrs 181 # number of cycles access was blocked 1621system.cpu1.icache.blocked::no_targets 1 # number of cycles access was blocked 1622system.cpu1.icache.avg_blocked_cycles::no_mshrs 15.729282 # average number of cycles each access was blocked 1623system.cpu1.icache.avg_blocked_cycles::no_targets 1026 # average number of cycles each access was blocked 1624system.cpu1.icache.fast_writes 0 # number of fast writes performed 1625system.cpu1.icache.cache_copies 0 # number of cache copies performed 1626system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 46258 # number of ReadReq MSHR hits 1627system.cpu1.icache.ReadReq_mshr_hits::total 46258 # number of ReadReq MSHR hits 1628system.cpu1.icache.demand_mshr_hits::cpu1.inst 46258 # number of demand (read+write) MSHR hits 1629system.cpu1.icache.demand_mshr_hits::total 46258 # number of demand (read+write) MSHR hits 1630system.cpu1.icache.overall_mshr_hits::cpu1.inst 46258 # number of overall MSHR hits 1631system.cpu1.icache.overall_mshr_hits::total 46258 # number of overall MSHR hits 1632system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 614248 # number of ReadReq MSHR misses 1633system.cpu1.icache.ReadReq_mshr_misses::total 614248 # number of ReadReq MSHR misses 1634system.cpu1.icache.demand_mshr_misses::cpu1.inst 614248 # number of demand (read+write) MSHR misses 1635system.cpu1.icache.demand_mshr_misses::total 614248 # number of demand (read+write) MSHR misses 1636system.cpu1.icache.overall_mshr_misses::cpu1.inst 614248 # number of overall MSHR misses 1637system.cpu1.icache.overall_mshr_misses::total 614248 # number of overall MSHR misses 1638system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 7279881995 # number of ReadReq MSHR miss cycles 1639system.cpu1.icache.ReadReq_mshr_miss_latency::total 7279881995 # number of ReadReq MSHR miss cycles 1640system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 7279881995 # number of demand (read+write) MSHR miss cycles 1641system.cpu1.icache.demand_mshr_miss_latency::total 7279881995 # number of demand (read+write) MSHR miss cycles 1642system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 7279881995 # number of overall MSHR miss cycles 1643system.cpu1.icache.overall_mshr_miss_latency::total 7279881995 # number of overall MSHR miss cycles 1644system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 2836500 # number of ReadReq MSHR uncacheable cycles 1645system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 2836500 # number of ReadReq MSHR uncacheable cycles 1646system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 2836500 # number of overall MSHR uncacheable cycles 1647system.cpu1.icache.overall_mshr_uncacheable_latency::total 2836500 # number of overall MSHR uncacheable cycles 1648system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.071923 # mshr miss rate for ReadReq accesses 1649system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.071923 # mshr miss rate for ReadReq accesses 1650system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.071923 # mshr miss rate for demand accesses 1651system.cpu1.icache.demand_mshr_miss_rate::total 0.071923 # mshr miss rate for demand accesses 1652system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.071923 # mshr miss rate for overall accesses 1653system.cpu1.icache.overall_mshr_miss_rate::total 0.071923 # mshr miss rate for overall accesses 1654system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11851.698329 # average ReadReq mshr miss latency 1655system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11851.698329 # average ReadReq mshr miss latency 1656system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11851.698329 # average overall mshr miss latency 1657system.cpu1.icache.demand_avg_mshr_miss_latency::total 11851.698329 # average overall mshr miss latency 1658system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11851.698329 # average overall mshr miss latency 1659system.cpu1.icache.overall_avg_mshr_miss_latency::total 11851.698329 # average overall mshr miss latency 1660system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency 1661system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 1662system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency 1663system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 1664system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate 1665system.cpu1.dcache.replacements 363224 # number of replacements 1666system.cpu1.dcache.tagsinuse 486.354105 # Cycle average of tags in use 1667system.cpu1.dcache.total_refs 13022243 # Total number of references to valid blocks. 1668system.cpu1.dcache.sampled_refs 363588 # Sample count of references to valid blocks. 1669system.cpu1.dcache.avg_refs 35.815932 # Average number of references to valid blocks. 1670system.cpu1.dcache.warmup_cycle 70357393000 # Cycle when the warmup percentage was hit. 1671system.cpu1.dcache.occ_blocks::cpu1.data 486.354105 # Average occupied blocks per requestor 1672system.cpu1.dcache.occ_percent::cpu1.data 0.949910 # Average percentage of cache occupancy 1673system.cpu1.dcache.occ_percent::total 0.949910 # Average percentage of cache occupancy 1674system.cpu1.dcache.ReadReq_hits::cpu1.data 8515751 # number of ReadReq hits 1675system.cpu1.dcache.ReadReq_hits::total 8515751 # number of ReadReq hits 1676system.cpu1.dcache.WriteReq_hits::cpu1.data 4271525 # number of WriteReq hits 1677system.cpu1.dcache.WriteReq_hits::total 4271525 # number of WriteReq hits 1678system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 100014 # number of LoadLockedReq hits 1679system.cpu1.dcache.LoadLockedReq_hits::total 100014 # number of LoadLockedReq hits 1680system.cpu1.dcache.StoreCondReq_hits::cpu1.data 97065 # number of StoreCondReq hits 1681system.cpu1.dcache.StoreCondReq_hits::total 97065 # number of StoreCondReq hits 1682system.cpu1.dcache.demand_hits::cpu1.data 12787276 # number of demand (read+write) hits 1683system.cpu1.dcache.demand_hits::total 12787276 # number of demand (read+write) hits 1684system.cpu1.dcache.overall_hits::cpu1.data 12787276 # number of overall hits 1685system.cpu1.dcache.overall_hits::total 12787276 # number of overall hits 1686system.cpu1.dcache.ReadReq_misses::cpu1.data 404538 # number of ReadReq misses 1687system.cpu1.dcache.ReadReq_misses::total 404538 # number of ReadReq misses 1688system.cpu1.dcache.WriteReq_misses::cpu1.data 1563969 # number of WriteReq misses 1689system.cpu1.dcache.WriteReq_misses::total 1563969 # number of WriteReq misses 1690system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 14182 # number of LoadLockedReq misses 1691system.cpu1.dcache.LoadLockedReq_misses::total 14182 # number of LoadLockedReq misses 1692system.cpu1.dcache.StoreCondReq_misses::cpu1.data 10922 # number of StoreCondReq misses 1693system.cpu1.dcache.StoreCondReq_misses::total 10922 # number of StoreCondReq misses 1694system.cpu1.dcache.demand_misses::cpu1.data 1968507 # number of demand (read+write) misses 1695system.cpu1.dcache.demand_misses::total 1968507 # number of demand (read+write) misses 1696system.cpu1.dcache.overall_misses::cpu1.data 1968507 # number of overall misses 1697system.cpu1.dcache.overall_misses::total 1968507 # number of overall misses 1698system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 6180682000 # number of ReadReq miss cycles 1699system.cpu1.dcache.ReadReq_miss_latency::total 6180682000 # number of ReadReq miss cycles 1700system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 61609358019 # number of WriteReq miss cycles 1701system.cpu1.dcache.WriteReq_miss_latency::total 61609358019 # number of WriteReq miss cycles 1702system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 131994000 # number of LoadLockedReq miss cycles 1703system.cpu1.dcache.LoadLockedReq_miss_latency::total 131994000 # number of LoadLockedReq miss cycles 1704system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 58853500 # number of StoreCondReq miss cycles 1705system.cpu1.dcache.StoreCondReq_miss_latency::total 58853500 # number of StoreCondReq miss cycles 1706system.cpu1.dcache.demand_miss_latency::cpu1.data 67790040019 # number of demand (read+write) miss cycles 1707system.cpu1.dcache.demand_miss_latency::total 67790040019 # number of demand (read+write) miss cycles 1708system.cpu1.dcache.overall_miss_latency::cpu1.data 67790040019 # number of overall miss cycles 1709system.cpu1.dcache.overall_miss_latency::total 67790040019 # number of overall miss cycles 1710system.cpu1.dcache.ReadReq_accesses::cpu1.data 8920289 # number of ReadReq accesses(hits+misses) 1711system.cpu1.dcache.ReadReq_accesses::total 8920289 # number of ReadReq accesses(hits+misses) 1712system.cpu1.dcache.WriteReq_accesses::cpu1.data 5835494 # number of WriteReq accesses(hits+misses) 1713system.cpu1.dcache.WriteReq_accesses::total 5835494 # number of WriteReq accesses(hits+misses) 1714system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 114196 # number of LoadLockedReq accesses(hits+misses) 1715system.cpu1.dcache.LoadLockedReq_accesses::total 114196 # number of LoadLockedReq accesses(hits+misses) 1716system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 107987 # number of StoreCondReq accesses(hits+misses) 1717system.cpu1.dcache.StoreCondReq_accesses::total 107987 # number of StoreCondReq accesses(hits+misses) 1718system.cpu1.dcache.demand_accesses::cpu1.data 14755783 # number of demand (read+write) accesses 1719system.cpu1.dcache.demand_accesses::total 14755783 # number of demand (read+write) accesses 1720system.cpu1.dcache.overall_accesses::cpu1.data 14755783 # number of overall (read+write) accesses 1721system.cpu1.dcache.overall_accesses::total 14755783 # number of overall (read+write) accesses 1722system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.045350 # miss rate for ReadReq accesses 1723system.cpu1.dcache.ReadReq_miss_rate::total 0.045350 # miss rate for ReadReq accesses 1724system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.268010 # miss rate for WriteReq accesses 1725system.cpu1.dcache.WriteReq_miss_rate::total 0.268010 # miss rate for WriteReq accesses 1726system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.124190 # miss rate for LoadLockedReq accesses 1727system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.124190 # miss rate for LoadLockedReq accesses 1728system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.101142 # miss rate for StoreCondReq accesses 1729system.cpu1.dcache.StoreCondReq_miss_rate::total 0.101142 # miss rate for StoreCondReq accesses 1730system.cpu1.dcache.demand_miss_rate::cpu1.data 0.133406 # miss rate for demand accesses 1731system.cpu1.dcache.demand_miss_rate::total 0.133406 # miss rate for demand accesses 1732system.cpu1.dcache.overall_miss_rate::cpu1.data 0.133406 # miss rate for overall accesses 1733system.cpu1.dcache.overall_miss_rate::total 0.133406 # miss rate for overall accesses 1734system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15278.371871 # average ReadReq miss latency 1735system.cpu1.dcache.ReadReq_avg_miss_latency::total 15278.371871 # average ReadReq miss latency 1736system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 39392.953453 # average WriteReq miss latency 1737system.cpu1.dcache.WriteReq_avg_miss_latency::total 39392.953453 # average WriteReq miss latency 1738system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 9307.149908 # average LoadLockedReq miss latency 1739system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 9307.149908 # average LoadLockedReq miss latency 1740system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 5388.527742 # average StoreCondReq miss latency 1741system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 5388.527742 # average StoreCondReq miss latency 1742system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 34437.286745 # average overall miss latency 1743system.cpu1.dcache.demand_avg_miss_latency::total 34437.286745 # average overall miss latency 1744system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 34437.286745 # average overall miss latency 1745system.cpu1.dcache.overall_avg_miss_latency::total 34437.286745 # average overall miss latency 1746system.cpu1.dcache.blocked_cycles::no_mshrs 29332 # number of cycles access was blocked 1747system.cpu1.dcache.blocked_cycles::no_targets 12945 # number of cycles access was blocked 1748system.cpu1.dcache.blocked::no_mshrs 3336 # number of cycles access was blocked 1749system.cpu1.dcache.blocked::no_targets 164 # number of cycles access was blocked 1750system.cpu1.dcache.avg_blocked_cycles::no_mshrs 8.792566 # average number of cycles each access was blocked 1751system.cpu1.dcache.avg_blocked_cycles::no_targets 78.932927 # average number of cycles each access was blocked 1752system.cpu1.dcache.fast_writes 0 # number of fast writes performed 1753system.cpu1.dcache.cache_copies 0 # number of cache copies performed 1754system.cpu1.dcache.writebacks::writebacks 327755 # number of writebacks 1755system.cpu1.dcache.writebacks::total 327755 # number of writebacks 1756system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 173193 # number of ReadReq MSHR hits 1757system.cpu1.dcache.ReadReq_mshr_hits::total 173193 # number of ReadReq MSHR hits 1758system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 1400907 # number of WriteReq MSHR hits 1759system.cpu1.dcache.WriteReq_mshr_hits::total 1400907 # number of WriteReq MSHR hits 1760system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 1451 # number of LoadLockedReq MSHR hits 1761system.cpu1.dcache.LoadLockedReq_mshr_hits::total 1451 # number of LoadLockedReq MSHR hits 1762system.cpu1.dcache.demand_mshr_hits::cpu1.data 1574100 # number of demand (read+write) MSHR hits 1763system.cpu1.dcache.demand_mshr_hits::total 1574100 # number of demand (read+write) MSHR hits 1764system.cpu1.dcache.overall_mshr_hits::cpu1.data 1574100 # number of overall MSHR hits 1765system.cpu1.dcache.overall_mshr_hits::total 1574100 # number of overall MSHR hits 1766system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 231345 # number of ReadReq MSHR misses 1767system.cpu1.dcache.ReadReq_mshr_misses::total 231345 # number of ReadReq MSHR misses 1768system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 163062 # number of WriteReq MSHR misses 1769system.cpu1.dcache.WriteReq_mshr_misses::total 163062 # number of WriteReq MSHR misses 1770system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 12731 # number of LoadLockedReq MSHR misses 1771system.cpu1.dcache.LoadLockedReq_mshr_misses::total 12731 # number of LoadLockedReq MSHR misses 1772system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 10917 # number of StoreCondReq MSHR misses 1773system.cpu1.dcache.StoreCondReq_mshr_misses::total 10917 # number of StoreCondReq MSHR misses 1774system.cpu1.dcache.demand_mshr_misses::cpu1.data 394407 # number of demand (read+write) MSHR misses 1775system.cpu1.dcache.demand_mshr_misses::total 394407 # number of demand (read+write) MSHR misses 1776system.cpu1.dcache.overall_mshr_misses::cpu1.data 394407 # number of overall MSHR misses 1777system.cpu1.dcache.overall_mshr_misses::total 394407 # number of overall MSHR misses 1778system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 2902469000 # number of ReadReq MSHR miss cycles 1779system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2902469000 # number of ReadReq MSHR miss cycles 1780system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 5146576709 # number of WriteReq MSHR miss cycles 1781system.cpu1.dcache.WriteReq_mshr_miss_latency::total 5146576709 # number of WriteReq MSHR miss cycles 1782system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 90486500 # number of LoadLockedReq MSHR miss cycles 1783system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 90486500 # number of LoadLockedReq MSHR miss cycles 1784system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 37019500 # number of StoreCondReq MSHR miss cycles 1785system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 37019500 # number of StoreCondReq MSHR miss cycles 1786system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 8049045709 # number of demand (read+write) MSHR miss cycles 1787system.cpu1.dcache.demand_mshr_miss_latency::total 8049045709 # number of demand (read+write) MSHR miss cycles 1788system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 8049045709 # number of overall MSHR miss cycles 1789system.cpu1.dcache.overall_mshr_miss_latency::total 8049045709 # number of overall MSHR miss cycles 1790system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 169298073000 # number of ReadReq MSHR uncacheable cycles 1791system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 169298073000 # number of ReadReq MSHR uncacheable cycles 1792system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 35738645182 # number of WriteReq MSHR uncacheable cycles 1793system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 35738645182 # number of WriteReq MSHR uncacheable cycles 1794system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 205036718182 # number of overall MSHR uncacheable cycles 1795system.cpu1.dcache.overall_mshr_uncacheable_latency::total 205036718182 # number of overall MSHR uncacheable cycles 1796system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.025935 # mshr miss rate for ReadReq accesses 1797system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.025935 # mshr miss rate for ReadReq accesses 1798system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.027943 # mshr miss rate for WriteReq accesses 1799system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.027943 # mshr miss rate for WriteReq accesses 1800system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.111484 # mshr miss rate for LoadLockedReq accesses 1801system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.111484 # mshr miss rate for LoadLockedReq accesses 1802system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.101096 # mshr miss rate for StoreCondReq accesses 1803system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.101096 # mshr miss rate for StoreCondReq accesses 1804system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.026729 # mshr miss rate for demand accesses 1805system.cpu1.dcache.demand_mshr_miss_rate::total 0.026729 # mshr miss rate for demand accesses 1806system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.026729 # mshr miss rate for overall accesses 1807system.cpu1.dcache.overall_mshr_miss_rate::total 0.026729 # mshr miss rate for overall accesses 1808system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12546.063239 # average ReadReq mshr miss latency 1809system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12546.063239 # average ReadReq mshr miss latency 1810system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 31562.085029 # average WriteReq mshr miss latency 1811system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 31562.085029 # average WriteReq mshr miss latency 1812system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 7107.572068 # average LoadLockedReq mshr miss latency 1813system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 7107.572068 # average LoadLockedReq mshr miss latency 1814system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 3390.995695 # average StoreCondReq mshr miss latency 1815system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 3390.995695 # average StoreCondReq mshr miss latency 1816system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 20407.968695 # average overall mshr miss latency 1817system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20407.968695 # average overall mshr miss latency 1818system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 20407.968695 # average overall mshr miss latency 1819system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20407.968695 # average overall mshr miss latency 1820system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency 1821system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 1822system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency 1823system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 1824system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency 1825system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 1826system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 1827system.iocache.replacements 0 # number of replacements 1828system.iocache.tagsinuse 0 # Cycle average of tags in use 1829system.iocache.total_refs 0 # Total number of references to valid blocks. 1830system.iocache.sampled_refs 0 # Sample count of references to valid blocks. 1831system.iocache.avg_refs nan # Average number of references to valid blocks. 1832system.iocache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 1833system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 1834system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked 1835system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked 1836system.iocache.blocked::no_targets 0 # number of cycles access was blocked 1837system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 1838system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 1839system.iocache.fast_writes 0 # number of fast writes performed 1840system.iocache.cache_copies 0 # number of cache copies performed 1841system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1245278858614 # number of ReadReq MSHR uncacheable cycles 1842system.iocache.ReadReq_mshr_uncacheable_latency::total 1245278858614 # number of ReadReq MSHR uncacheable cycles 1843system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1245278858614 # number of overall MSHR uncacheable cycles 1844system.iocache.overall_mshr_uncacheable_latency::total 1245278858614 # number of overall MSHR uncacheable cycles 1845system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency 1846system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 1847system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency 1848system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 1849system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate 1850system.cpu0.kern.inst.arm 0 # number of arm instructions executed 1851system.cpu0.kern.inst.quiesce 42369 # number of quiesce instructions executed 1852system.cpu1.kern.inst.arm 0 # number of arm instructions executed 1853system.cpu1.kern.inst.quiesce 50346 # number of quiesce instructions executed 1854 1855---------- End Simulation Statistics ---------- 1856