stats.txt revision 9620
15703SN/A 25703SN/A---------- Begin Simulation Statistics ---------- 39620Snilay@cs.wisc.edusim_seconds 1.854316 # Number of seconds simulated 49620Snilay@cs.wisc.edusim_ticks 1854315933000 # Number of ticks simulated 59620Snilay@cs.wisc.edufinal_tick 1854315933000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 65703SN/Asim_freq 1000000000000 # Frequency of simulated ticks 79620Snilay@cs.wisc.eduhost_inst_rate 49330 # Simulator instruction rate (inst/s) 89620Snilay@cs.wisc.eduhost_op_rate 49330 # Simulator op (including micro ops) rate (op/s) 99620Snilay@cs.wisc.eduhost_tick_rate 1727408560 # Simulator tick rate (ticks/s) 109620Snilay@cs.wisc.eduhost_mem_usage 351576 # Number of bytes of host memory used 119620Snilay@cs.wisc.eduhost_seconds 1073.47 # Real time elapsed on the host 129620Snilay@cs.wisc.edusim_insts 52953842 # Number of instructions simulated 139620Snilay@cs.wisc.edusim_ops 52953842 # Number of ops (including micro ops) simulated 149620Snilay@cs.wisc.edusystem.physmem.bytes_read::cpu.inst 964736 # Number of bytes read from this memory 159620Snilay@cs.wisc.edusystem.physmem.bytes_read::cpu.data 24879104 # Number of bytes read from this memory 169568Sandreas.hansson@arm.comsystem.physmem.bytes_read::tsunami.ide 2652352 # Number of bytes read from this memory 179620Snilay@cs.wisc.edusystem.physmem.bytes_read::total 28496192 # Number of bytes read from this memory 189620Snilay@cs.wisc.edusystem.physmem.bytes_inst_read::cpu.inst 964736 # Number of instructions bytes read from this memory 199620Snilay@cs.wisc.edusystem.physmem.bytes_inst_read::total 964736 # Number of instructions bytes read from this memory 209620Snilay@cs.wisc.edusystem.physmem.bytes_written::writebacks 7502848 # Number of bytes written to this memory 219620Snilay@cs.wisc.edusystem.physmem.bytes_written::total 7502848 # Number of bytes written to this memory 229620Snilay@cs.wisc.edusystem.physmem.num_reads::cpu.inst 15074 # Number of read requests responded to by this memory 239620Snilay@cs.wisc.edusystem.physmem.num_reads::cpu.data 388736 # Number of read requests responded to by this memory 249568Sandreas.hansson@arm.comsystem.physmem.num_reads::tsunami.ide 41443 # Number of read requests responded to by this memory 259620Snilay@cs.wisc.edusystem.physmem.num_reads::total 445253 # Number of read requests responded to by this memory 269620Snilay@cs.wisc.edusystem.physmem.num_writes::writebacks 117232 # Number of write requests responded to by this memory 279620Snilay@cs.wisc.edusystem.physmem.num_writes::total 117232 # Number of write requests responded to by this memory 289620Snilay@cs.wisc.edusystem.physmem.bw_read::cpu.inst 520265 # Total read bandwidth from this memory (bytes/s) 299620Snilay@cs.wisc.edusystem.physmem.bw_read::cpu.data 13416864 # Total read bandwidth from this memory (bytes/s) 309620Snilay@cs.wisc.edusystem.physmem.bw_read::tsunami.ide 1430367 # Total read bandwidth from this memory (bytes/s) 319620Snilay@cs.wisc.edusystem.physmem.bw_read::total 15367496 # Total read bandwidth from this memory (bytes/s) 329620Snilay@cs.wisc.edusystem.physmem.bw_inst_read::cpu.inst 520265 # Instruction read bandwidth from this memory (bytes/s) 339620Snilay@cs.wisc.edusystem.physmem.bw_inst_read::total 520265 # Instruction read bandwidth from this memory (bytes/s) 349620Snilay@cs.wisc.edusystem.physmem.bw_write::writebacks 4046154 # Write bandwidth from this memory (bytes/s) 359620Snilay@cs.wisc.edusystem.physmem.bw_write::total 4046154 # Write bandwidth from this memory (bytes/s) 369620Snilay@cs.wisc.edusystem.physmem.bw_total::writebacks 4046154 # Total bandwidth to/from this memory (bytes/s) 379620Snilay@cs.wisc.edusystem.physmem.bw_total::cpu.inst 520265 # Total bandwidth to/from this memory (bytes/s) 389620Snilay@cs.wisc.edusystem.physmem.bw_total::cpu.data 13416864 # Total bandwidth to/from this memory (bytes/s) 399620Snilay@cs.wisc.edusystem.physmem.bw_total::tsunami.ide 1430367 # Total bandwidth to/from this memory (bytes/s) 409620Snilay@cs.wisc.edusystem.physmem.bw_total::total 19413650 # Total bandwidth to/from this memory (bytes/s) 419620Snilay@cs.wisc.edusystem.physmem.readReqs 445253 # Total number of read requests seen 429620Snilay@cs.wisc.edusystem.physmem.writeReqs 117232 # Total number of write requests seen 439620Snilay@cs.wisc.edusystem.physmem.cpureqs 562681 # Reqs generatd by CPU via cache - shady 449620Snilay@cs.wisc.edusystem.physmem.bytesRead 28496192 # Total number of bytes read from memory 459620Snilay@cs.wisc.edusystem.physmem.bytesWritten 7502848 # Total number of bytes written to memory 469620Snilay@cs.wisc.edusystem.physmem.bytesConsumedRd 28496192 # bytesRead derated as per pkt->getSize() 479620Snilay@cs.wisc.edusystem.physmem.bytesConsumedWr 7502848 # bytesWritten derated as per pkt->getSize() 489620Snilay@cs.wisc.edusystem.physmem.servicedByWrQ 65 # Number of read reqs serviced by write Q 499620Snilay@cs.wisc.edusystem.physmem.neitherReadNorWrite 180 # Reqs where no action is needed 509620Snilay@cs.wisc.edusystem.physmem.perBankRdReqs::0 28014 # Track reads on a per bank basis 519620Snilay@cs.wisc.edusystem.physmem.perBankRdReqs::1 27757 # Track reads on a per bank basis 529620Snilay@cs.wisc.edusystem.physmem.perBankRdReqs::2 27571 # Track reads on a per bank basis 539620Snilay@cs.wisc.edusystem.physmem.perBankRdReqs::3 27335 # Track reads on a per bank basis 549620Snilay@cs.wisc.edusystem.physmem.perBankRdReqs::4 27900 # Track reads on a per bank basis 559620Snilay@cs.wisc.edusystem.physmem.perBankRdReqs::5 27985 # Track reads on a per bank basis 569620Snilay@cs.wisc.edusystem.physmem.perBankRdReqs::6 27992 # Track reads on a per bank basis 579620Snilay@cs.wisc.edusystem.physmem.perBankRdReqs::7 27793 # Track reads on a per bank basis 589620Snilay@cs.wisc.edusystem.physmem.perBankRdReqs::8 28084 # Track reads on a per bank basis 599620Snilay@cs.wisc.edusystem.physmem.perBankRdReqs::9 27816 # Track reads on a per bank basis 609620Snilay@cs.wisc.edusystem.physmem.perBankRdReqs::10 27970 # Track reads on a per bank basis 619620Snilay@cs.wisc.edusystem.physmem.perBankRdReqs::11 27741 # Track reads on a per bank basis 629620Snilay@cs.wisc.edusystem.physmem.perBankRdReqs::12 27761 # Track reads on a per bank basis 639620Snilay@cs.wisc.edusystem.physmem.perBankRdReqs::13 27965 # Track reads on a per bank basis 649620Snilay@cs.wisc.edusystem.physmem.perBankRdReqs::14 27782 # Track reads on a per bank basis 659620Snilay@cs.wisc.edusystem.physmem.perBankRdReqs::15 27722 # Track reads on a per bank basis 669620Snilay@cs.wisc.edusystem.physmem.perBankWrReqs::0 7549 # Track writes on a per bank basis 679620Snilay@cs.wisc.edusystem.physmem.perBankWrReqs::1 7292 # Track writes on a per bank basis 689620Snilay@cs.wisc.edusystem.physmem.perBankWrReqs::2 7139 # Track writes on a per bank basis 699620Snilay@cs.wisc.edusystem.physmem.perBankWrReqs::3 6981 # Track writes on a per bank basis 709620Snilay@cs.wisc.edusystem.physmem.perBankWrReqs::4 7370 # Track writes on a per bank basis 719620Snilay@cs.wisc.edusystem.physmem.perBankWrReqs::5 7386 # Track writes on a per bank basis 729620Snilay@cs.wisc.edusystem.physmem.perBankWrReqs::6 7449 # Track writes on a per bank basis 739620Snilay@cs.wisc.edusystem.physmem.perBankWrReqs::7 7331 # Track writes on a per bank basis 749620Snilay@cs.wisc.edusystem.physmem.perBankWrReqs::8 7642 # Track writes on a per bank basis 759620Snilay@cs.wisc.edusystem.physmem.perBankWrReqs::9 7358 # Track writes on a per bank basis 769620Snilay@cs.wisc.edusystem.physmem.perBankWrReqs::10 7506 # Track writes on a per bank basis 779620Snilay@cs.wisc.edusystem.physmem.perBankWrReqs::11 7213 # Track writes on a per bank basis 789620Snilay@cs.wisc.edusystem.physmem.perBankWrReqs::12 7258 # Track writes on a per bank basis 799620Snilay@cs.wisc.edusystem.physmem.perBankWrReqs::13 7375 # Track writes on a per bank basis 809620Snilay@cs.wisc.edusystem.physmem.perBankWrReqs::14 7186 # Track writes on a per bank basis 819620Snilay@cs.wisc.edusystem.physmem.perBankWrReqs::15 7197 # Track writes on a per bank basis 829312Sandreas.hansson@arm.comsystem.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry 839620Snilay@cs.wisc.edusystem.physmem.numWrRetry 16 # Number of times wr buffer was full causing retry 849620Snilay@cs.wisc.edusystem.physmem.totGap 1854310455000 # Total gap between requests 859312Sandreas.hansson@arm.comsystem.physmem.readPktSize::0 0 # Categorize read packet sizes 869312Sandreas.hansson@arm.comsystem.physmem.readPktSize::1 0 # Categorize read packet sizes 879312Sandreas.hansson@arm.comsystem.physmem.readPktSize::2 0 # Categorize read packet sizes 889312Sandreas.hansson@arm.comsystem.physmem.readPktSize::3 0 # Categorize read packet sizes 899312Sandreas.hansson@arm.comsystem.physmem.readPktSize::4 0 # Categorize read packet sizes 909312Sandreas.hansson@arm.comsystem.physmem.readPktSize::5 0 # Categorize read packet sizes 919620Snilay@cs.wisc.edusystem.physmem.readPktSize::6 445253 # Categorize read packet sizes 929568Sandreas.hansson@arm.comsystem.physmem.writePktSize::0 0 # Categorize write packet sizes 939568Sandreas.hansson@arm.comsystem.physmem.writePktSize::1 0 # Categorize write packet sizes 949568Sandreas.hansson@arm.comsystem.physmem.writePktSize::2 0 # Categorize write packet sizes 959568Sandreas.hansson@arm.comsystem.physmem.writePktSize::3 0 # Categorize write packet sizes 969568Sandreas.hansson@arm.comsystem.physmem.writePktSize::4 0 # Categorize write packet sizes 979568Sandreas.hansson@arm.comsystem.physmem.writePktSize::5 0 # Categorize write packet sizes 989620Snilay@cs.wisc.edusystem.physmem.writePktSize::6 117232 # Categorize write packet sizes 999620Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::0 323581 # What read queue length does an incoming req see 1009620Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::1 64321 # What read queue length does an incoming req see 1019620Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::2 19541 # What read queue length does an incoming req see 1029620Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::3 7565 # What read queue length does an incoming req see 1039620Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::4 3180 # What read queue length does an incoming req see 1049620Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::5 2974 # What read queue length does an incoming req see 1059620Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::6 2703 # What read queue length does an incoming req see 1069620Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::7 2688 # What read queue length does an incoming req see 1079620Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::8 2648 # What read queue length does an incoming req see 1089620Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::9 2616 # What read queue length does an incoming req see 1099620Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::10 1542 # What read queue length does an incoming req see 1109620Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::11 1474 # What read queue length does an incoming req see 1119620Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::12 1416 # What read queue length does an incoming req see 1129620Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::13 1361 # What read queue length does an incoming req see 1139620Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::14 1347 # What read queue length does an incoming req see 1149620Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::15 1385 # What read queue length does an incoming req see 1159620Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::16 1611 # What read queue length does an incoming req see 1169620Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::17 1528 # What read queue length does an incoming req see 1179620Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::18 921 # What read queue length does an incoming req see 1189620Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::19 765 # What read queue length does an incoming req see 1199620Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::20 15 # What read queue length does an incoming req see 1209620Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::21 6 # What read queue length does an incoming req see 1219568Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 1229312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 1239312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 1249312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 1259312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 1269312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 1279312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 1289312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 1299312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 1309312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 1319620Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::0 2964 # What write queue length does an incoming req see 1329620Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::1 3707 # What write queue length does an incoming req see 1339620Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::2 4150 # What write queue length does an incoming req see 1349620Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::3 4213 # What write queue length does an incoming req see 1359620Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::4 4721 # What write queue length does an incoming req see 1369620Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::5 5056 # What write queue length does an incoming req see 1379620Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::6 5072 # What write queue length does an incoming req see 1389620Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::7 5076 # What write queue length does an incoming req see 1399620Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::8 5079 # What write queue length does an incoming req see 1409613Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::9 5097 # What write queue length does an incoming req see 1419613Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::10 5097 # What write queue length does an incoming req see 1429613Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::11 5097 # What write queue length does an incoming req see 1439613Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::12 5097 # What write queue length does an incoming req see 1449613Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::13 5097 # What write queue length does an incoming req see 1459613Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::14 5097 # What write queue length does an incoming req see 1469620Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::15 5097 # What write queue length does an incoming req see 1479620Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::16 5097 # What write queue length does an incoming req see 1489620Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::17 5097 # What write queue length does an incoming req see 1499620Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::18 5097 # What write queue length does an incoming req see 1509620Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::19 5097 # What write queue length does an incoming req see 1519620Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::20 5097 # What write queue length does an incoming req see 1529620Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::21 5097 # What write queue length does an incoming req see 1539620Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::22 5097 # What write queue length does an incoming req see 1549620Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::23 2134 # What write queue length does an incoming req see 1559620Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::24 1390 # What write queue length does an incoming req see 1569620Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::25 947 # What write queue length does an incoming req see 1579620Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::26 884 # What write queue length does an incoming req see 1589620Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::27 376 # What write queue length does an incoming req see 1599620Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::28 41 # What write queue length does an incoming req see 1609620Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::29 25 # What write queue length does an incoming req see 1619620Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::30 21 # What write queue length does an incoming req see 1629620Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::31 18 # What write queue length does an incoming req see 1639620Snilay@cs.wisc.edusystem.physmem.totQLat 7494847250 # Total cycles spent in queuing delays 1649620Snilay@cs.wisc.edusystem.physmem.totMemAccLat 15211767250 # Sum of mem lat for all requests 1659620Snilay@cs.wisc.edusystem.physmem.totBusLat 2225940000 # Total cycles spent in databus access 1669620Snilay@cs.wisc.edusystem.physmem.totBankLat 5490980000 # Total cycles spent in bank access 1679620Snilay@cs.wisc.edusystem.physmem.avgQLat 16835.24 # Average queueing delay per request 1689620Snilay@cs.wisc.edusystem.physmem.avgBankLat 12334.07 # Average bank access latency per request 1699490Sandreas.hansson@arm.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per request 1709620Snilay@cs.wisc.edusystem.physmem.avgMemAccLat 34169.31 # Average memory access latency 1719613Sandreas.hansson@arm.comsystem.physmem.avgRdBW 15.37 # Average achieved read bandwidth in MB/s 1729312Sandreas.hansson@arm.comsystem.physmem.avgWrBW 4.05 # Average achieved write bandwidth in MB/s 1739613Sandreas.hansson@arm.comsystem.physmem.avgConsumedRdBW 15.37 # Average consumed read bandwidth in MB/s 1749312Sandreas.hansson@arm.comsystem.physmem.avgConsumedWrBW 4.05 # Average consumed write bandwidth in MB/s 1759490Sandreas.hansson@arm.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s 1769490Sandreas.hansson@arm.comsystem.physmem.busUtil 0.15 # Data bus utilization in percentage 1779312Sandreas.hansson@arm.comsystem.physmem.avgRdQLen 0.01 # Average read queue length over time 1789620Snilay@cs.wisc.edusystem.physmem.avgWrQLen 12.10 # Average write queue length over time 1799620Snilay@cs.wisc.edusystem.physmem.readRowHits 417708 # Number of row buffer hits during reads 1809620Snilay@cs.wisc.edusystem.physmem.writeRowHits 91270 # Number of row buffer hits during writes 1819620Snilay@cs.wisc.edusystem.physmem.readRowHitRate 93.83 # Row buffer hit rate for reads 1829620Snilay@cs.wisc.edusystem.physmem.writeRowHitRate 77.85 # Row buffer hit rate for writes 1839620Snilay@cs.wisc.edusystem.physmem.avgGap 3296639.83 # Average gap between requests 1848464SN/Asystem.iocache.replacements 41685 # number of replacements 1859620Snilay@cs.wisc.edusystem.iocache.tagsinuse 1.265086 # Cycle average of tags in use 1868464SN/Asystem.iocache.total_refs 0 # Total number of references to valid blocks. 1878464SN/Asystem.iocache.sampled_refs 41701 # Sample count of references to valid blocks. 1888464SN/Asystem.iocache.avg_refs 0 # Average number of references to valid blocks. 1899620Snilay@cs.wisc.edusystem.iocache.warmup_cycle 1704475467000 # Cycle when the warmup percentage was hit. 1909620Snilay@cs.wisc.edusystem.iocache.occ_blocks::tsunami.ide 1.265086 # Average occupied blocks per requestor 1919620Snilay@cs.wisc.edusystem.iocache.occ_percent::tsunami.ide 0.079068 # Average percentage of cache occupancy 1929620Snilay@cs.wisc.edusystem.iocache.occ_percent::total 0.079068 # Average percentage of cache occupancy 1938835SAli.Saidi@ARM.comsystem.iocache.ReadReq_misses::tsunami.ide 173 # number of ReadReq misses 1948464SN/Asystem.iocache.ReadReq_misses::total 173 # number of ReadReq misses 1958835SAli.Saidi@ARM.comsystem.iocache.WriteReq_misses::tsunami.ide 41552 # number of WriteReq misses 1968464SN/Asystem.iocache.WriteReq_misses::total 41552 # number of WriteReq misses 1978835SAli.Saidi@ARM.comsystem.iocache.demand_misses::tsunami.ide 41725 # number of demand (read+write) misses 1988464SN/Asystem.iocache.demand_misses::total 41725 # number of demand (read+write) misses 1998835SAli.Saidi@ARM.comsystem.iocache.overall_misses::tsunami.ide 41725 # number of overall misses 2008464SN/Asystem.iocache.overall_misses::total 41725 # number of overall misses 2019348SAli.Saidi@ARM.comsystem.iocache.ReadReq_miss_latency::tsunami.ide 20927998 # number of ReadReq miss cycles 2029348SAli.Saidi@ARM.comsystem.iocache.ReadReq_miss_latency::total 20927998 # number of ReadReq miss cycles 2039620Snilay@cs.wisc.edusystem.iocache.WriteReq_miss_latency::tsunami.ide 10643328423 # number of WriteReq miss cycles 2049620Snilay@cs.wisc.edusystem.iocache.WriteReq_miss_latency::total 10643328423 # number of WriteReq miss cycles 2059620Snilay@cs.wisc.edusystem.iocache.demand_miss_latency::tsunami.ide 10664256421 # number of demand (read+write) miss cycles 2069620Snilay@cs.wisc.edusystem.iocache.demand_miss_latency::total 10664256421 # number of demand (read+write) miss cycles 2079620Snilay@cs.wisc.edusystem.iocache.overall_miss_latency::tsunami.ide 10664256421 # number of overall miss cycles 2089620Snilay@cs.wisc.edusystem.iocache.overall_miss_latency::total 10664256421 # number of overall miss cycles 2098835SAli.Saidi@ARM.comsystem.iocache.ReadReq_accesses::tsunami.ide 173 # number of ReadReq accesses(hits+misses) 2108464SN/Asystem.iocache.ReadReq_accesses::total 173 # number of ReadReq accesses(hits+misses) 2118835SAli.Saidi@ARM.comsystem.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses) 2128464SN/Asystem.iocache.WriteReq_accesses::total 41552 # number of WriteReq accesses(hits+misses) 2138835SAli.Saidi@ARM.comsystem.iocache.demand_accesses::tsunami.ide 41725 # number of demand (read+write) accesses 2148464SN/Asystem.iocache.demand_accesses::total 41725 # number of demand (read+write) accesses 2158835SAli.Saidi@ARM.comsystem.iocache.overall_accesses::tsunami.ide 41725 # number of overall (read+write) accesses 2168464SN/Asystem.iocache.overall_accesses::total 41725 # number of overall (read+write) accesses 2178835SAli.Saidi@ARM.comsystem.iocache.ReadReq_miss_rate::tsunami.ide 1 # miss rate for ReadReq accesses 2189055Ssaidi@eecs.umich.edusystem.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses 2198835SAli.Saidi@ARM.comsystem.iocache.WriteReq_miss_rate::tsunami.ide 1 # miss rate for WriteReq accesses 2209055Ssaidi@eecs.umich.edusystem.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses 2218835SAli.Saidi@ARM.comsystem.iocache.demand_miss_rate::tsunami.ide 1 # miss rate for demand accesses 2229055Ssaidi@eecs.umich.edusystem.iocache.demand_miss_rate::total 1 # miss rate for demand accesses 2238835SAli.Saidi@ARM.comsystem.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses 2249055Ssaidi@eecs.umich.edusystem.iocache.overall_miss_rate::total 1 # miss rate for overall accesses 2259348SAli.Saidi@ARM.comsystem.iocache.ReadReq_avg_miss_latency::tsunami.ide 120971.086705 # average ReadReq miss latency 2269348SAli.Saidi@ARM.comsystem.iocache.ReadReq_avg_miss_latency::total 120971.086705 # average ReadReq miss latency 2279620Snilay@cs.wisc.edusystem.iocache.WriteReq_avg_miss_latency::tsunami.ide 256144.792621 # average WriteReq miss latency 2289620Snilay@cs.wisc.edusystem.iocache.WriteReq_avg_miss_latency::total 256144.792621 # average WriteReq miss latency 2299620Snilay@cs.wisc.edusystem.iocache.demand_avg_miss_latency::tsunami.ide 255584.336034 # average overall miss latency 2309620Snilay@cs.wisc.edusystem.iocache.demand_avg_miss_latency::total 255584.336034 # average overall miss latency 2319620Snilay@cs.wisc.edusystem.iocache.overall_avg_miss_latency::tsunami.ide 255584.336034 # average overall miss latency 2329620Snilay@cs.wisc.edusystem.iocache.overall_avg_miss_latency::total 255584.336034 # average overall miss latency 2339620Snilay@cs.wisc.edusystem.iocache.blocked_cycles::no_mshrs 284060 # number of cycles access was blocked 2348464SN/Asystem.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked 2359620Snilay@cs.wisc.edusystem.iocache.blocked::no_mshrs 27214 # number of cycles access was blocked 2368464SN/Asystem.iocache.blocked::no_targets 0 # number of cycles access was blocked 2379620Snilay@cs.wisc.edusystem.iocache.avg_blocked_cycles::no_mshrs 10.438010 # average number of cycles each access was blocked 2388983Snate@binkert.orgsystem.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 2398464SN/Asystem.iocache.fast_writes 0 # number of fast writes performed 2408464SN/Asystem.iocache.cache_copies 0 # number of cache copies performed 2418835SAli.Saidi@ARM.comsystem.iocache.writebacks::writebacks 41512 # number of writebacks 2428835SAli.Saidi@ARM.comsystem.iocache.writebacks::total 41512 # number of writebacks 2438835SAli.Saidi@ARM.comsystem.iocache.ReadReq_mshr_misses::tsunami.ide 173 # number of ReadReq MSHR misses 2448835SAli.Saidi@ARM.comsystem.iocache.ReadReq_mshr_misses::total 173 # number of ReadReq MSHR misses 2458835SAli.Saidi@ARM.comsystem.iocache.WriteReq_mshr_misses::tsunami.ide 41552 # number of WriteReq MSHR misses 2468835SAli.Saidi@ARM.comsystem.iocache.WriteReq_mshr_misses::total 41552 # number of WriteReq MSHR misses 2478835SAli.Saidi@ARM.comsystem.iocache.demand_mshr_misses::tsunami.ide 41725 # number of demand (read+write) MSHR misses 2488835SAli.Saidi@ARM.comsystem.iocache.demand_mshr_misses::total 41725 # number of demand (read+write) MSHR misses 2498835SAli.Saidi@ARM.comsystem.iocache.overall_mshr_misses::tsunami.ide 41725 # number of overall MSHR misses 2508835SAli.Saidi@ARM.comsystem.iocache.overall_mshr_misses::total 41725 # number of overall MSHR misses 2519568Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_latency::tsunami.ide 11931249 # number of ReadReq MSHR miss cycles 2529568Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_latency::total 11931249 # number of ReadReq MSHR miss cycles 2539620Snilay@cs.wisc.edusystem.iocache.WriteReq_mshr_miss_latency::tsunami.ide 8481334185 # number of WriteReq MSHR miss cycles 2549620Snilay@cs.wisc.edusystem.iocache.WriteReq_mshr_miss_latency::total 8481334185 # number of WriteReq MSHR miss cycles 2559620Snilay@cs.wisc.edusystem.iocache.demand_mshr_miss_latency::tsunami.ide 8493265434 # number of demand (read+write) MSHR miss cycles 2569620Snilay@cs.wisc.edusystem.iocache.demand_mshr_miss_latency::total 8493265434 # number of demand (read+write) MSHR miss cycles 2579620Snilay@cs.wisc.edusystem.iocache.overall_mshr_miss_latency::tsunami.ide 8493265434 # number of overall MSHR miss cycles 2589620Snilay@cs.wisc.edusystem.iocache.overall_mshr_miss_latency::total 8493265434 # number of overall MSHR miss cycles 2598835SAli.Saidi@ARM.comsystem.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses 2609055Ssaidi@eecs.umich.edusystem.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses 2618835SAli.Saidi@ARM.comsystem.iocache.WriteReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteReq accesses 2629055Ssaidi@eecs.umich.edusystem.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses 2638835SAli.Saidi@ARM.comsystem.iocache.demand_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for demand accesses 2649055Ssaidi@eecs.umich.edusystem.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses 2658835SAli.Saidi@ARM.comsystem.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses 2669055Ssaidi@eecs.umich.edusystem.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses 2679568Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68966.757225 # average ReadReq mshr miss latency 2689568Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::total 68966.757225 # average ReadReq mshr miss latency 2699620Snilay@cs.wisc.edusystem.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 204113.741456 # average WriteReq mshr miss latency 2709620Snilay@cs.wisc.edusystem.iocache.WriteReq_avg_mshr_miss_latency::total 204113.741456 # average WriteReq mshr miss latency 2719620Snilay@cs.wisc.edusystem.iocache.demand_avg_mshr_miss_latency::tsunami.ide 203553.395662 # average overall mshr miss latency 2729620Snilay@cs.wisc.edusystem.iocache.demand_avg_mshr_miss_latency::total 203553.395662 # average overall mshr miss latency 2739620Snilay@cs.wisc.edusystem.iocache.overall_avg_mshr_miss_latency::tsunami.ide 203553.395662 # average overall mshr miss latency 2749620Snilay@cs.wisc.edusystem.iocache.overall_avg_mshr_miss_latency::total 203553.395662 # average overall mshr miss latency 2758464SN/Asystem.iocache.no_allocate_misses 0 # Number of misses that were no-allocate 2768464SN/Asystem.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). 2778464SN/Asystem.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). 2788464SN/Asystem.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD). 2798464SN/Asystem.disk0.dma_write_full_pages 298 # Number of full page size DMA writes. 2808464SN/Asystem.disk0.dma_write_bytes 2651136 # Number of bytes transfered via DMA writes. 2818464SN/Asystem.disk0.dma_write_txs 395 # Number of DMA write transactions. 2828464SN/Asystem.disk2.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). 2838464SN/Asystem.disk2.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD). 2848464SN/Asystem.disk2.dma_read_txs 0 # Number of DMA read transactions (not PRD). 2858464SN/Asystem.disk2.dma_write_full_pages 1 # Number of full page size DMA writes. 2868464SN/Asystem.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes. 2878464SN/Asystem.disk2.dma_write_txs 1 # Number of DMA write transactions. 2889620Snilay@cs.wisc.edusystem.cpu.branchPred.lookups 13854129 # Number of BP lookups 2899620Snilay@cs.wisc.edusystem.cpu.branchPred.condPredicted 11621858 # Number of conditional branches predicted 2909620Snilay@cs.wisc.edusystem.cpu.branchPred.condIncorrect 400402 # Number of conditional branches incorrect 2919620Snilay@cs.wisc.edusystem.cpu.branchPred.BTBLookups 9160821 # Number of BTB lookups 2929620Snilay@cs.wisc.edusystem.cpu.branchPred.BTBHits 5815827 # Number of BTB hits 2939481Snilay@cs.wisc.edusystem.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 2949620Snilay@cs.wisc.edusystem.cpu.branchPred.BTBHitPct 63.485871 # BTB Hit Percentage 2959620Snilay@cs.wisc.edusystem.cpu.branchPred.usedRAS 906747 # Number of times the RAS was used to get a target. 2969620Snilay@cs.wisc.edusystem.cpu.branchPred.RASInCorrect 38946 # Number of incorrect RAS predictions. 2978464SN/Asystem.cpu.dtb.fetch_hits 0 # ITB hits 2988464SN/Asystem.cpu.dtb.fetch_misses 0 # ITB misses 2998464SN/Asystem.cpu.dtb.fetch_acv 0 # ITB acv 3008464SN/Asystem.cpu.dtb.fetch_accesses 0 # ITB accesses 3019620Snilay@cs.wisc.edusystem.cpu.dtb.read_hits 9920210 # DTB read hits 3029620Snilay@cs.wisc.edusystem.cpu.dtb.read_misses 41076 # DTB read misses 3039620Snilay@cs.wisc.edusystem.cpu.dtb.read_acv 544 # DTB read access violations 3049620Snilay@cs.wisc.edusystem.cpu.dtb.read_accesses 941527 # DTB read accesses 3059620Snilay@cs.wisc.edusystem.cpu.dtb.write_hits 6593814 # DTB write hits 3069620Snilay@cs.wisc.edusystem.cpu.dtb.write_misses 10775 # DTB write misses 3079620Snilay@cs.wisc.edusystem.cpu.dtb.write_acv 404 # DTB write access violations 3089620Snilay@cs.wisc.edusystem.cpu.dtb.write_accesses 338229 # DTB write accesses 3099620Snilay@cs.wisc.edusystem.cpu.dtb.data_hits 16514024 # DTB hits 3109620Snilay@cs.wisc.edusystem.cpu.dtb.data_misses 51851 # DTB misses 3119620Snilay@cs.wisc.edusystem.cpu.dtb.data_acv 948 # DTB access violations 3129620Snilay@cs.wisc.edusystem.cpu.dtb.data_accesses 1279756 # DTB accesses 3139620Snilay@cs.wisc.edusystem.cpu.itb.fetch_hits 1305070 # ITB hits 3149620Snilay@cs.wisc.edusystem.cpu.itb.fetch_misses 36981 # ITB misses 3159620Snilay@cs.wisc.edusystem.cpu.itb.fetch_acv 1089 # ITB acv 3169620Snilay@cs.wisc.edusystem.cpu.itb.fetch_accesses 1342051 # ITB accesses 3178464SN/Asystem.cpu.itb.read_hits 0 # DTB read hits 3188464SN/Asystem.cpu.itb.read_misses 0 # DTB read misses 3198464SN/Asystem.cpu.itb.read_acv 0 # DTB read access violations 3208464SN/Asystem.cpu.itb.read_accesses 0 # DTB read accesses 3218464SN/Asystem.cpu.itb.write_hits 0 # DTB write hits 3228464SN/Asystem.cpu.itb.write_misses 0 # DTB write misses 3238464SN/Asystem.cpu.itb.write_acv 0 # DTB write access violations 3248464SN/Asystem.cpu.itb.write_accesses 0 # DTB write accesses 3258464SN/Asystem.cpu.itb.data_hits 0 # DTB hits 3268464SN/Asystem.cpu.itb.data_misses 0 # DTB misses 3278464SN/Asystem.cpu.itb.data_acv 0 # DTB access violations 3288464SN/Asystem.cpu.itb.data_accesses 0 # DTB accesses 3299620Snilay@cs.wisc.edusystem.cpu.numCycles 108723981 # number of cpu cycles simulated 3308464SN/Asystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 3318464SN/Asystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 3329620Snilay@cs.wisc.edusystem.cpu.fetch.icacheStallCycles 28071835 # Number of cycles fetch is stalled on an Icache miss 3339620Snilay@cs.wisc.edusystem.cpu.fetch.Insts 70691782 # Number of instructions fetch has processed 3349620Snilay@cs.wisc.edusystem.cpu.fetch.Branches 13854129 # Number of branches that fetch encountered 3359620Snilay@cs.wisc.edusystem.cpu.fetch.predictedBranches 6722574 # Number of branches that fetch has predicted taken 3369620Snilay@cs.wisc.edusystem.cpu.fetch.Cycles 13248795 # Number of cycles fetch has run and was not squashing or blocked 3379620Snilay@cs.wisc.edusystem.cpu.fetch.SquashCycles 1991444 # Number of cycles fetch has spent squashing 3389620Snilay@cs.wisc.edusystem.cpu.fetch.BlockedCycles 37396273 # Number of cycles fetch has spent blocked 3399620Snilay@cs.wisc.edusystem.cpu.fetch.MiscStallCycles 32851 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 3409620Snilay@cs.wisc.edusystem.cpu.fetch.PendingTrapStallCycles 253900 # Number of stall cycles due to pending traps 3419620Snilay@cs.wisc.edusystem.cpu.fetch.PendingQuiesceStallCycles 295773 # Number of stall cycles due to pending quiesce instructions 3429620Snilay@cs.wisc.edusystem.cpu.fetch.IcacheWaitRetryStallCycles 814 # Number of stall cycles due to full MSHR 3439620Snilay@cs.wisc.edusystem.cpu.fetch.CacheLines 8551942 # Number of cache lines fetched 3449620Snilay@cs.wisc.edusystem.cpu.fetch.IcacheSquashes 266251 # Number of outstanding Icache misses that were squashed 3459620Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::samples 80590196 # Number of instructions fetched each cycle (Total) 3469620Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::mean 0.877176 # Number of instructions fetched each cycle (Total) 3479620Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::stdev 2.220882 # Number of instructions fetched each cycle (Total) 3488464SN/Asystem.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 3499620Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::0 67341401 83.56% 83.56% # Number of instructions fetched each cycle (Total) 3509620Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::1 854251 1.06% 84.62% # Number of instructions fetched each cycle (Total) 3519620Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::2 1698632 2.11% 86.73% # Number of instructions fetched each cycle (Total) 3529620Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::3 828031 1.03% 87.76% # Number of instructions fetched each cycle (Total) 3539620Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::4 2750245 3.41% 91.17% # Number of instructions fetched each cycle (Total) 3549620Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::5 562298 0.70% 91.87% # Number of instructions fetched each cycle (Total) 3559620Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::6 643304 0.80% 92.66% # Number of instructions fetched each cycle (Total) 3569620Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::7 1012392 1.26% 93.92% # Number of instructions fetched each cycle (Total) 3579620Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::8 4899642 6.08% 100.00% # Number of instructions fetched each cycle (Total) 3588464SN/Asystem.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 3598464SN/Asystem.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 3608464SN/Asystem.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 3619620Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::total 80590196 # Number of instructions fetched each cycle (Total) 3629620Snilay@cs.wisc.edusystem.cpu.fetch.branchRate 0.127425 # Number of branch fetches per cycle 3639620Snilay@cs.wisc.edusystem.cpu.fetch.rate 0.650195 # Number of inst fetches per cycle 3649620Snilay@cs.wisc.edusystem.cpu.decode.IdleCycles 29205934 # Number of cycles decode is idle 3659620Snilay@cs.wisc.edusystem.cpu.decode.BlockedCycles 37061149 # Number of cycles decode is blocked 3669620Snilay@cs.wisc.edusystem.cpu.decode.RunCycles 12112258 # Number of cycles decode is running 3679620Snilay@cs.wisc.edusystem.cpu.decode.UnblockCycles 963051 # Number of cycles decode is unblocking 3689620Snilay@cs.wisc.edusystem.cpu.decode.SquashCycles 1247803 # Number of cycles decode is squashing 3699620Snilay@cs.wisc.edusystem.cpu.decode.BranchResolved 585584 # Number of times decode resolved a branch 3709620Snilay@cs.wisc.edusystem.cpu.decode.BranchMispred 42566 # Number of times decode detected a branch misprediction 3719620Snilay@cs.wisc.edusystem.cpu.decode.DecodedInsts 69386312 # Number of instructions handled by decode 3729620Snilay@cs.wisc.edusystem.cpu.decode.SquashedInsts 128816 # Number of squashed instructions handled by decode 3739620Snilay@cs.wisc.edusystem.cpu.rename.SquashCycles 1247803 # Number of cycles rename is squashing 3749620Snilay@cs.wisc.edusystem.cpu.rename.IdleCycles 30327018 # Number of cycles rename is idle 3759620Snilay@cs.wisc.edusystem.cpu.rename.BlockCycles 13624252 # Number of cycles rename is blocking 3769620Snilay@cs.wisc.edusystem.cpu.rename.serializeStallCycles 19779589 # count of cycles rename stalled for serializing inst 3779620Snilay@cs.wisc.edusystem.cpu.rename.RunCycles 11347768 # Number of cycles rename is running 3789620Snilay@cs.wisc.edusystem.cpu.rename.UnblockCycles 4263764 # Number of cycles rename is unblocking 3799620Snilay@cs.wisc.edusystem.cpu.rename.RenamedInsts 65637148 # Number of instructions processed by rename 3809620Snilay@cs.wisc.edusystem.cpu.rename.ROBFullEvents 6817 # Number of times rename has blocked due to ROB full 3819620Snilay@cs.wisc.edusystem.cpu.rename.IQFullEvents 509709 # Number of times rename has blocked due to IQ full 3829620Snilay@cs.wisc.edusystem.cpu.rename.LSQFullEvents 1485643 # Number of times rename has blocked due to LSQ full 3839620Snilay@cs.wisc.edusystem.cpu.rename.RenamedOperands 43822331 # Number of destination operands rename has renamed 3849620Snilay@cs.wisc.edusystem.cpu.rename.RenameLookups 79670452 # Number of register rename lookups that rename has made 3859620Snilay@cs.wisc.edusystem.cpu.rename.int_rename_lookups 79191261 # Number of integer rename lookups 3869620Snilay@cs.wisc.edusystem.cpu.rename.fp_rename_lookups 479191 # Number of floating rename lookups 3879620Snilay@cs.wisc.edusystem.cpu.rename.CommittedMaps 38158982 # Number of HB maps that are committed 3889620Snilay@cs.wisc.edusystem.cpu.rename.UndoneMaps 5663341 # Number of HB maps that are undone due to squashing 3899620Snilay@cs.wisc.edusystem.cpu.rename.serializingInsts 1681975 # count of serializing insts renamed 3909620Snilay@cs.wisc.edusystem.cpu.rename.tempSerializingInsts 239504 # count of temporary serializing insts renamed 3919620Snilay@cs.wisc.edusystem.cpu.rename.skidInsts 12131366 # count of insts added to the skid buffer 3929620Snilay@cs.wisc.edusystem.cpu.memDep0.insertedLoads 10436836 # Number of loads inserted to the mem dependence unit. 3939620Snilay@cs.wisc.edusystem.cpu.memDep0.insertedStores 6902083 # Number of stores inserted to the mem dependence unit. 3949620Snilay@cs.wisc.edusystem.cpu.memDep0.conflictingLoads 1326454 # Number of conflicting loads. 3959620Snilay@cs.wisc.edusystem.cpu.memDep0.conflictingStores 859310 # Number of conflicting stores. 3969620Snilay@cs.wisc.edusystem.cpu.iq.iqInstsAdded 58185317 # Number of instructions added to the IQ (excludes non-spec) 3979620Snilay@cs.wisc.edusystem.cpu.iq.iqNonSpecInstsAdded 2050283 # Number of non-speculative instructions added to the IQ 3989620Snilay@cs.wisc.edusystem.cpu.iq.iqInstsIssued 56802944 # Number of instructions issued 3999620Snilay@cs.wisc.edusystem.cpu.iq.iqSquashedInstsIssued 107134 # Number of squashed instructions issued 4009620Snilay@cs.wisc.edusystem.cpu.iq.iqSquashedInstsExamined 6922426 # Number of squashed instructions iterated over during squash; mainly for profiling 4019620Snilay@cs.wisc.edusystem.cpu.iq.iqSquashedOperandsExamined 3549333 # Number of squashed operands that are examined and possibly removed from graph 4029620Snilay@cs.wisc.edusystem.cpu.iq.iqSquashedNonSpecRemoved 1389358 # Number of squashed non-spec instructions that were removed 4039620Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::samples 80590196 # Number of insts issued each cycle 4049620Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::mean 0.704837 # Number of insts issued each cycle 4059620Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::stdev 1.365985 # Number of insts issued each cycle 4068464SN/Asystem.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 4079620Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::0 55946315 69.42% 69.42% # Number of insts issued each cycle 4089620Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::1 10805415 13.41% 82.83% # Number of insts issued each cycle 4099620Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::2 5162410 6.41% 89.23% # Number of insts issued each cycle 4109620Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::3 3384715 4.20% 93.43% # Number of insts issued each cycle 4119620Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::4 2645600 3.28% 96.72% # Number of insts issued each cycle 4129620Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::5 1461420 1.81% 98.53% # Number of insts issued each cycle 4139620Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::6 757318 0.94% 99.47% # Number of insts issued each cycle 4149620Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::7 330868 0.41% 99.88% # Number of insts issued each cycle 4159620Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::8 96135 0.12% 100.00% # Number of insts issued each cycle 4168464SN/Asystem.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 4178464SN/Asystem.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 4188464SN/Asystem.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 4199620Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::total 80590196 # Number of insts issued each cycle 4208464SN/Asystem.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 4219620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::IntAlu 91816 11.60% 11.60% # attempts to use FU when none available 4229620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::IntMult 0 0.00% 11.60% # attempts to use FU when none available 4239620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::IntDiv 0 0.00% 11.60% # attempts to use FU when none available 4249620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::FloatAdd 0 0.00% 11.60% # attempts to use FU when none available 4259620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::FloatCmp 0 0.00% 11.60% # attempts to use FU when none available 4269620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::FloatCvt 0 0.00% 11.60% # attempts to use FU when none available 4279620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::FloatMult 0 0.00% 11.60% # attempts to use FU when none available 4289620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::FloatDiv 0 0.00% 11.60% # attempts to use FU when none available 4299620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::FloatSqrt 0 0.00% 11.60% # attempts to use FU when none available 4309620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdAdd 0 0.00% 11.60% # attempts to use FU when none available 4319620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdAddAcc 0 0.00% 11.60% # attempts to use FU when none available 4329620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdAlu 0 0.00% 11.60% # attempts to use FU when none available 4339620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdCmp 0 0.00% 11.60% # attempts to use FU when none available 4349620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdCvt 0 0.00% 11.60% # attempts to use FU when none available 4359620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdMisc 0 0.00% 11.60% # attempts to use FU when none available 4369620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdMult 0 0.00% 11.60% # attempts to use FU when none available 4379620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdMultAcc 0 0.00% 11.60% # attempts to use FU when none available 4389620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdShift 0 0.00% 11.60% # attempts to use FU when none available 4399620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 11.60% # attempts to use FU when none available 4409620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdSqrt 0 0.00% 11.60% # attempts to use FU when none available 4419620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 11.60% # attempts to use FU when none available 4429620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 11.60% # attempts to use FU when none available 4439620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 11.60% # attempts to use FU when none available 4449620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 11.60% # attempts to use FU when none available 4459620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 11.60% # attempts to use FU when none available 4469620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 11.60% # attempts to use FU when none available 4479620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatMult 0 0.00% 11.60% # attempts to use FU when none available 4489620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 11.60% # attempts to use FU when none available 4499620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 11.60% # attempts to use FU when none available 4509620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::MemRead 373288 47.16% 58.76% # attempts to use FU when none available 4519620Snilay@cs.wisc.edusystem.cpu.iq.fu_full::MemWrite 326368 41.24% 100.00% # attempts to use FU when none available 4528464SN/Asystem.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 4538464SN/Asystem.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 4549348SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::No_OpClass 7286 0.01% 0.01% # Type of FU issued 4559620Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::IntAlu 38732288 68.19% 68.20% # Type of FU issued 4569620Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::IntMult 61693 0.11% 68.31% # Type of FU issued 4579568Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntDiv 0 0.00% 68.31% # Type of FU issued 4589490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatAdd 25607 0.05% 68.35% # Type of FU issued 4599490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatCmp 0 0.00% 68.35% # Type of FU issued 4609490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatCvt 0 0.00% 68.35% # Type of FU issued 4619490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatMult 0 0.00% 68.35% # Type of FU issued 4629568Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatDiv 3636 0.01% 68.36% # Type of FU issued 4639568Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 68.36% # Type of FU issued 4649568Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAdd 0 0.00% 68.36% # Type of FU issued 4659568Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 68.36% # Type of FU issued 4669568Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAlu 0 0.00% 68.36% # Type of FU issued 4679568Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdCmp 0 0.00% 68.36% # Type of FU issued 4689568Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdCvt 0 0.00% 68.36% # Type of FU issued 4699568Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMisc 0 0.00% 68.36% # Type of FU issued 4709568Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMult 0 0.00% 68.36% # Type of FU issued 4719568Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 68.36% # Type of FU issued 4729568Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdShift 0 0.00% 68.36% # Type of FU issued 4739568Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.36% # Type of FU issued 4749568Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 68.36% # Type of FU issued 4759568Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 68.36% # Type of FU issued 4769568Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.36% # Type of FU issued 4779568Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 68.36% # Type of FU issued 4789568Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 68.36% # Type of FU issued 4799568Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.36% # Type of FU issued 4809568Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 68.36% # Type of FU issued 4819568Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 68.36% # Type of FU issued 4829568Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.36% # Type of FU issued 4839568Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.36% # Type of FU issued 4849620Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::MemRead 10350848 18.22% 86.58% # Type of FU issued 4859620Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::MemWrite 6672590 11.75% 98.33% # Type of FU issued 4869620Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::IprAccess 948996 1.67% 100.00% # Type of FU issued 4878464SN/Asystem.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 4889620Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::total 56802944 # Type of FU issued 4899620Snilay@cs.wisc.edusystem.cpu.iq.rate 0.522451 # Inst issue rate 4909620Snilay@cs.wisc.edusystem.cpu.iq.fu_busy_cnt 791472 # FU busy when requested 4919620Snilay@cs.wisc.edusystem.cpu.iq.fu_busy_rate 0.013934 # FU busy rate (busy events/executed inst) 4929620Snilay@cs.wisc.edusystem.cpu.iq.int_inst_queue_reads 194402098 # Number of integer instruction queue reads 4939620Snilay@cs.wisc.edusystem.cpu.iq.int_inst_queue_writes 66835363 # Number of integer instruction queue writes 4949620Snilay@cs.wisc.edusystem.cpu.iq.int_inst_queue_wakeup_accesses 55566146 # Number of integer instruction queue wakeup accesses 4959620Snilay@cs.wisc.edusystem.cpu.iq.fp_inst_queue_reads 692591 # Number of floating instruction queue reads 4969620Snilay@cs.wisc.edusystem.cpu.iq.fp_inst_queue_writes 336490 # Number of floating instruction queue writes 4979620Snilay@cs.wisc.edusystem.cpu.iq.fp_inst_queue_wakeup_accesses 327919 # Number of floating instruction queue wakeup accesses 4989620Snilay@cs.wisc.edusystem.cpu.iq.int_alu_accesses 57225685 # Number of integer alu accesses 4999620Snilay@cs.wisc.edusystem.cpu.iq.fp_alu_accesses 361445 # Number of floating point alu accesses 5009620Snilay@cs.wisc.edusystem.cpu.iew.lsq.thread0.forwLoads 601434 # Number of loads that had data forwarded from stores 5018464SN/Asystem.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 5029620Snilay@cs.wisc.edusystem.cpu.iew.lsq.thread0.squashedLoads 1348949 # Number of loads squashed 5039620Snilay@cs.wisc.edusystem.cpu.iew.lsq.thread0.ignoredResponses 4999 # Number of memory responses ignored because the instruction is squashed 5049620Snilay@cs.wisc.edusystem.cpu.iew.lsq.thread0.memOrderViolation 14153 # Number of memory ordering violations 5059620Snilay@cs.wisc.edusystem.cpu.iew.lsq.thread0.squashedStores 526604 # Number of stores squashed 5068464SN/Asystem.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 5078464SN/Asystem.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 5089620Snilay@cs.wisc.edusystem.cpu.iew.lsq.thread0.rescheduledLoads 17963 # Number of loads that were rescheduled 5099620Snilay@cs.wisc.edusystem.cpu.iew.lsq.thread0.cacheBlocked 174400 # Number of times an access to memory failed due to the cache being blocked 5108464SN/Asystem.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 5119620Snilay@cs.wisc.edusystem.cpu.iew.iewSquashCycles 1247803 # Number of cycles IEW is squashing 5129620Snilay@cs.wisc.edusystem.cpu.iew.iewBlockCycles 9948703 # Number of cycles IEW is blocking 5139620Snilay@cs.wisc.edusystem.cpu.iew.iewUnblockCycles 684680 # Number of cycles IEW is unblocking 5149620Snilay@cs.wisc.edusystem.cpu.iew.iewDispatchedInsts 63760053 # Number of instructions dispatched to IQ 5159620Snilay@cs.wisc.edusystem.cpu.iew.iewDispSquashedInsts 677795 # Number of squashed instructions skipped by dispatch 5169620Snilay@cs.wisc.edusystem.cpu.iew.iewDispLoadInsts 10436836 # Number of dispatched load instructions 5179620Snilay@cs.wisc.edusystem.cpu.iew.iewDispStoreInsts 6902083 # Number of dispatched store instructions 5189620Snilay@cs.wisc.edusystem.cpu.iew.iewDispNonSpecInsts 1805728 # Number of dispatched non-speculative instructions 5199620Snilay@cs.wisc.edusystem.cpu.iew.iewIQFullEvents 512612 # Number of times the IQ has become full, causing a stall 5209620Snilay@cs.wisc.edusystem.cpu.iew.iewLSQFullEvents 18477 # Number of times the LSQ has become full, causing a stall 5219620Snilay@cs.wisc.edusystem.cpu.iew.memOrderViolationEvents 14153 # Number of memory order violations 5229620Snilay@cs.wisc.edusystem.cpu.iew.predictedTakenIncorrect 203761 # Number of branches that were predicted taken incorrectly 5239620Snilay@cs.wisc.edusystem.cpu.iew.predictedNotTakenIncorrect 412011 # Number of branches that were predicted not taken incorrectly 5249620Snilay@cs.wisc.edusystem.cpu.iew.branchMispredicts 615772 # Number of branch mispredicts detected at execute 5259620Snilay@cs.wisc.edusystem.cpu.iew.iewExecutedInsts 56335729 # Number of executed instructions 5269620Snilay@cs.wisc.edusystem.cpu.iew.iewExecLoadInsts 9989502 # Number of load instructions executed 5279620Snilay@cs.wisc.edusystem.cpu.iew.iewExecSquashedInsts 467214 # Number of squashed instructions skipped in execute 5288464SN/Asystem.cpu.iew.exec_swp 0 # number of swp insts executed 5299620Snilay@cs.wisc.edusystem.cpu.iew.exec_nop 3524453 # number of nop insts executed 5309620Snilay@cs.wisc.edusystem.cpu.iew.exec_refs 16609334 # number of memory reference insts executed 5319620Snilay@cs.wisc.edusystem.cpu.iew.exec_branches 8926219 # Number of branches executed 5329620Snilay@cs.wisc.edusystem.cpu.iew.exec_stores 6619832 # Number of stores executed 5339620Snilay@cs.wisc.edusystem.cpu.iew.exec_rate 0.518154 # Inst execution rate 5349620Snilay@cs.wisc.edusystem.cpu.iew.wb_sent 56008573 # cumulative count of insts sent to commit 5359620Snilay@cs.wisc.edusystem.cpu.iew.wb_count 55894065 # cumulative count of insts written-back 5369620Snilay@cs.wisc.edusystem.cpu.iew.wb_producers 27763400 # num instructions producing a value 5379620Snilay@cs.wisc.edusystem.cpu.iew.wb_consumers 37619407 # num instructions consuming a value 5388464SN/Asystem.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 5399620Snilay@cs.wisc.edusystem.cpu.iew.wb_rate 0.514091 # insts written-back per cycle 5409620Snilay@cs.wisc.edusystem.cpu.iew.wb_fanout 0.738007 # average fanout of values written-back 5418464SN/Asystem.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 5429620Snilay@cs.wisc.edusystem.cpu.commit.commitSquashedInsts 7499464 # The number of squashed insts skipped by commit 5439620Snilay@cs.wisc.edusystem.cpu.commit.commitNonSpecStalls 660925 # The number of times commit has been forced to stall to communicate backwards 5449620Snilay@cs.wisc.edusystem.cpu.commit.branchMispredicts 569249 # The number of times a branch was mispredicted 5459620Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::samples 79342393 # Number of insts commited each cycle 5469620Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::mean 0.707610 # Number of insts commited each cycle 5479620Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::stdev 1.636795 # Number of insts commited each cycle 5488241SN/Asystem.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 5499620Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::0 58576225 73.83% 73.83% # Number of insts commited each cycle 5509620Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::1 8604152 10.84% 84.67% # Number of insts commited each cycle 5519620Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::2 4604262 5.80% 90.47% # Number of insts commited each cycle 5529620Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::3 2532350 3.19% 93.67% # Number of insts commited each cycle 5539620Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::4 1516866 1.91% 95.58% # Number of insts commited each cycle 5549620Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::5 607587 0.77% 96.34% # Number of insts commited each cycle 5559620Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::6 525202 0.66% 97.01% # Number of insts commited each cycle 5569620Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::7 528895 0.67% 97.67% # Number of insts commited each cycle 5579620Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::8 1846854 2.33% 100.00% # Number of insts commited each cycle 5588241SN/Asystem.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 5598241SN/Asystem.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 5608241SN/Asystem.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 5619620Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::total 79342393 # Number of insts commited each cycle 5629620Snilay@cs.wisc.edusystem.cpu.commit.committedInsts 56143434 # Number of instructions committed 5639620Snilay@cs.wisc.edusystem.cpu.commit.committedOps 56143434 # Number of ops (including micro ops) committed 5648464SN/Asystem.cpu.commit.swp_count 0 # Number of s/w prefetches committed 5659620Snilay@cs.wisc.edusystem.cpu.commit.refs 15463366 # Number of memory references committed 5669620Snilay@cs.wisc.edusystem.cpu.commit.loads 9087887 # Number of loads committed 5679620Snilay@cs.wisc.edusystem.cpu.commit.membars 226338 # Number of memory barriers committed 5689620Snilay@cs.wisc.edusystem.cpu.commit.branches 8437404 # Number of branches committed 5698517SN/Asystem.cpu.commit.fp_insts 324384 # Number of committed floating point instructions. 5709620Snilay@cs.wisc.edusystem.cpu.commit.int_insts 51994306 # Number of committed integer instructions. 5719620Snilay@cs.wisc.edusystem.cpu.commit.function_calls 740223 # Number of function calls committed. 5729620Snilay@cs.wisc.edusystem.cpu.commit.bw_lim_events 1846854 # number cycles where commit BW limit reached 5738464SN/Asystem.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits 5749620Snilay@cs.wisc.edusystem.cpu.rob.rob_reads 140888897 # The number of ROB reads 5759620Snilay@cs.wisc.edusystem.cpu.rob.rob_writes 128535372 # The number of ROB writes 5769620Snilay@cs.wisc.edusystem.cpu.timesIdled 1178030 # Number of times that the entire CPU went into an idle state and unscheduled itself 5779620Snilay@cs.wisc.edusystem.cpu.idleCycles 28133785 # Total number of cycles that the CPU has spent unscheduled due to idling 5789620Snilay@cs.wisc.edusystem.cpu.quiesceCycles 3599901445 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 5799620Snilay@cs.wisc.edusystem.cpu.committedInsts 52953842 # Number of Instructions Simulated 5809620Snilay@cs.wisc.edusystem.cpu.committedOps 52953842 # Number of Ops (including micro ops) Simulated 5819620Snilay@cs.wisc.edusystem.cpu.committedInsts_total 52953842 # Number of Instructions Simulated 5829620Snilay@cs.wisc.edusystem.cpu.cpi 2.053184 # CPI: Cycles Per Instruction 5839620Snilay@cs.wisc.edusystem.cpu.cpi_total 2.053184 # CPI: Total CPI of All Threads 5849620Snilay@cs.wisc.edusystem.cpu.ipc 0.487048 # IPC: Instructions Per Cycle 5859620Snilay@cs.wisc.edusystem.cpu.ipc_total 0.487048 # IPC: Total IPC of All Threads 5869620Snilay@cs.wisc.edusystem.cpu.int_regfile_reads 73863718 # number of integer regfile reads 5879620Snilay@cs.wisc.edusystem.cpu.int_regfile_writes 40309148 # number of integer regfile writes 5889620Snilay@cs.wisc.edusystem.cpu.fp_regfile_reads 166055 # number of floating regfile reads 5899620Snilay@cs.wisc.edusystem.cpu.fp_regfile_writes 167445 # number of floating regfile writes 5909620Snilay@cs.wisc.edusystem.cpu.misc_regfile_reads 1987577 # number of misc regfile reads 5919620Snilay@cs.wisc.edusystem.cpu.misc_regfile_writes 938916 # number of misc regfile writes 5928464SN/Asystem.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA 5938464SN/Asystem.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA 5948464SN/Asystem.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA 5958464SN/Asystem.tsunami.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA 5968464SN/Asystem.tsunami.ethernet.postedSwi 0 # number of software interrupts posted to CPU 5978983Snate@binkert.orgsystem.tsunami.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post 5988464SN/Asystem.tsunami.ethernet.totalSwi 0 # total number of Swi written to ISR 5998464SN/Asystem.tsunami.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU 6008983Snate@binkert.orgsystem.tsunami.ethernet.coalescedRxIdle nan # average number of RxIdle's coalesced into each post 6018464SN/Asystem.tsunami.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR 6028464SN/Asystem.tsunami.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU 6038983Snate@binkert.orgsystem.tsunami.ethernet.coalescedRxOk nan # average number of RxOk's coalesced into each post 6048464SN/Asystem.tsunami.ethernet.totalRxOk 0 # total number of RxOk written to ISR 6058464SN/Asystem.tsunami.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU 6068983Snate@binkert.orgsystem.tsunami.ethernet.coalescedRxDesc nan # average number of RxDesc's coalesced into each post 6078464SN/Asystem.tsunami.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR 6088464SN/Asystem.tsunami.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU 6098983Snate@binkert.orgsystem.tsunami.ethernet.coalescedTxOk nan # average number of TxOk's coalesced into each post 6108464SN/Asystem.tsunami.ethernet.totalTxOk 0 # total number of TxOk written to ISR 6118464SN/Asystem.tsunami.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU 6128983Snate@binkert.orgsystem.tsunami.ethernet.coalescedTxIdle nan # average number of TxIdle's coalesced into each post 6138464SN/Asystem.tsunami.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR 6148464SN/Asystem.tsunami.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU 6158983Snate@binkert.orgsystem.tsunami.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post 6168464SN/Asystem.tsunami.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR 6178464SN/Asystem.tsunami.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU 6188983Snate@binkert.orgsystem.tsunami.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post 6198464SN/Asystem.tsunami.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR 6208983Snate@binkert.orgsystem.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post 6218464SN/Asystem.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU 6228464SN/Asystem.tsunami.ethernet.droppedPackets 0 # number of packets dropped 6239620Snilay@cs.wisc.edusystem.cpu.icache.replacements 1008056 # number of replacements 6249620Snilay@cs.wisc.edusystem.cpu.icache.tagsinuse 510.288662 # Cycle average of tags in use 6259620Snilay@cs.wisc.edusystem.cpu.icache.total_refs 7486559 # Total number of references to valid blocks. 6269620Snilay@cs.wisc.edusystem.cpu.icache.sampled_refs 1008564 # Sample count of references to valid blocks. 6279620Snilay@cs.wisc.edusystem.cpu.icache.avg_refs 7.422989 # Average number of references to valid blocks. 6289620Snilay@cs.wisc.edusystem.cpu.icache.warmup_cycle 20267924000 # Cycle when the warmup percentage was hit. 6299620Snilay@cs.wisc.edusystem.cpu.icache.occ_blocks::cpu.inst 510.288662 # Average occupied blocks per requestor 6309613Sandreas.hansson@arm.comsystem.cpu.icache.occ_percent::cpu.inst 0.996658 # Average percentage of cache occupancy 6319613Sandreas.hansson@arm.comsystem.cpu.icache.occ_percent::total 0.996658 # Average percentage of cache occupancy 6329620Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_hits::cpu.inst 7486560 # number of ReadReq hits 6339620Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_hits::total 7486560 # number of ReadReq hits 6349620Snilay@cs.wisc.edusystem.cpu.icache.demand_hits::cpu.inst 7486560 # number of demand (read+write) hits 6359620Snilay@cs.wisc.edusystem.cpu.icache.demand_hits::total 7486560 # number of demand (read+write) hits 6369620Snilay@cs.wisc.edusystem.cpu.icache.overall_hits::cpu.inst 7486560 # number of overall hits 6379620Snilay@cs.wisc.edusystem.cpu.icache.overall_hits::total 7486560 # number of overall hits 6389620Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_misses::cpu.inst 1065380 # number of ReadReq misses 6399620Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_misses::total 1065380 # number of ReadReq misses 6409620Snilay@cs.wisc.edusystem.cpu.icache.demand_misses::cpu.inst 1065380 # number of demand (read+write) misses 6419620Snilay@cs.wisc.edusystem.cpu.icache.demand_misses::total 1065380 # number of demand (read+write) misses 6429620Snilay@cs.wisc.edusystem.cpu.icache.overall_misses::cpu.inst 1065380 # number of overall misses 6439620Snilay@cs.wisc.edusystem.cpu.icache.overall_misses::total 1065380 # number of overall misses 6449620Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_miss_latency::cpu.inst 14692786493 # number of ReadReq miss cycles 6459620Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_miss_latency::total 14692786493 # number of ReadReq miss cycles 6469620Snilay@cs.wisc.edusystem.cpu.icache.demand_miss_latency::cpu.inst 14692786493 # number of demand (read+write) miss cycles 6479620Snilay@cs.wisc.edusystem.cpu.icache.demand_miss_latency::total 14692786493 # number of demand (read+write) miss cycles 6489620Snilay@cs.wisc.edusystem.cpu.icache.overall_miss_latency::cpu.inst 14692786493 # number of overall miss cycles 6499620Snilay@cs.wisc.edusystem.cpu.icache.overall_miss_latency::total 14692786493 # number of overall miss cycles 6509620Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_accesses::cpu.inst 8551940 # number of ReadReq accesses(hits+misses) 6519620Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_accesses::total 8551940 # number of ReadReq accesses(hits+misses) 6529620Snilay@cs.wisc.edusystem.cpu.icache.demand_accesses::cpu.inst 8551940 # number of demand (read+write) accesses 6539620Snilay@cs.wisc.edusystem.cpu.icache.demand_accesses::total 8551940 # number of demand (read+write) accesses 6549620Snilay@cs.wisc.edusystem.cpu.icache.overall_accesses::cpu.inst 8551940 # number of overall (read+write) accesses 6559620Snilay@cs.wisc.edusystem.cpu.icache.overall_accesses::total 8551940 # number of overall (read+write) accesses 6569620Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.124578 # miss rate for ReadReq accesses 6579620Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_miss_rate::total 0.124578 # miss rate for ReadReq accesses 6589620Snilay@cs.wisc.edusystem.cpu.icache.demand_miss_rate::cpu.inst 0.124578 # miss rate for demand accesses 6599620Snilay@cs.wisc.edusystem.cpu.icache.demand_miss_rate::total 0.124578 # miss rate for demand accesses 6609620Snilay@cs.wisc.edusystem.cpu.icache.overall_miss_rate::cpu.inst 0.124578 # miss rate for overall accesses 6619620Snilay@cs.wisc.edusystem.cpu.icache.overall_miss_rate::total 0.124578 # miss rate for overall accesses 6629620Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13791.122879 # average ReadReq miss latency 6639620Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_avg_miss_latency::total 13791.122879 # average ReadReq miss latency 6649620Snilay@cs.wisc.edusystem.cpu.icache.demand_avg_miss_latency::cpu.inst 13791.122879 # average overall miss latency 6659620Snilay@cs.wisc.edusystem.cpu.icache.demand_avg_miss_latency::total 13791.122879 # average overall miss latency 6669620Snilay@cs.wisc.edusystem.cpu.icache.overall_avg_miss_latency::cpu.inst 13791.122879 # average overall miss latency 6679620Snilay@cs.wisc.edusystem.cpu.icache.overall_avg_miss_latency::total 13791.122879 # average overall miss latency 6689620Snilay@cs.wisc.edusystem.cpu.icache.blocked_cycles::no_mshrs 4755 # number of cycles access was blocked 6699620Snilay@cs.wisc.edusystem.cpu.icache.blocked_cycles::no_targets 1956 # number of cycles access was blocked 6709620Snilay@cs.wisc.edusystem.cpu.icache.blocked::no_mshrs 145 # number of cycles access was blocked 6719620Snilay@cs.wisc.edusystem.cpu.icache.blocked::no_targets 4 # number of cycles access was blocked 6729620Snilay@cs.wisc.edusystem.cpu.icache.avg_blocked_cycles::no_mshrs 32.793103 # average number of cycles each access was blocked 6739620Snilay@cs.wisc.edusystem.cpu.icache.avg_blocked_cycles::no_targets 489 # average number of cycles each access was blocked 6748464SN/Asystem.cpu.icache.fast_writes 0 # number of fast writes performed 6758464SN/Asystem.cpu.icache.cache_copies 0 # number of cache copies performed 6769620Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_hits::cpu.inst 56595 # number of ReadReq MSHR hits 6779620Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_hits::total 56595 # number of ReadReq MSHR hits 6789620Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_hits::cpu.inst 56595 # number of demand (read+write) MSHR hits 6799620Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_hits::total 56595 # number of demand (read+write) MSHR hits 6809620Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_hits::cpu.inst 56595 # number of overall MSHR hits 6819620Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_hits::total 56595 # number of overall MSHR hits 6829620Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 1008785 # number of ReadReq MSHR misses 6839620Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_misses::total 1008785 # number of ReadReq MSHR misses 6849620Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_misses::cpu.inst 1008785 # number of demand (read+write) MSHR misses 6859620Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_misses::total 1008785 # number of demand (read+write) MSHR misses 6869620Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_misses::cpu.inst 1008785 # number of overall MSHR misses 6879620Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_misses::total 1008785 # number of overall MSHR misses 6889620Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 12038039995 # number of ReadReq MSHR miss cycles 6899620Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_miss_latency::total 12038039995 # number of ReadReq MSHR miss cycles 6909620Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 12038039995 # number of demand (read+write) MSHR miss cycles 6919620Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_miss_latency::total 12038039995 # number of demand (read+write) MSHR miss cycles 6929620Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 12038039995 # number of overall MSHR miss cycles 6939620Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_miss_latency::total 12038039995 # number of overall MSHR miss cycles 6949620Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.117960 # mshr miss rate for ReadReq accesses 6959620Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_miss_rate::total 0.117960 # mshr miss rate for ReadReq accesses 6969620Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.117960 # mshr miss rate for demand accesses 6979620Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_miss_rate::total 0.117960 # mshr miss rate for demand accesses 6989620Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.117960 # mshr miss rate for overall accesses 6999620Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_miss_rate::total 0.117960 # mshr miss rate for overall accesses 7009620Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11933.206773 # average ReadReq mshr miss latency 7019620Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11933.206773 # average ReadReq mshr miss latency 7029620Snilay@cs.wisc.edusystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11933.206773 # average overall mshr miss latency 7039620Snilay@cs.wisc.edusystem.cpu.icache.demand_avg_mshr_miss_latency::total 11933.206773 # average overall mshr miss latency 7049620Snilay@cs.wisc.edusystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11933.206773 # average overall mshr miss latency 7059620Snilay@cs.wisc.edusystem.cpu.icache.overall_avg_mshr_miss_latency::total 11933.206773 # average overall mshr miss latency 7068464SN/Asystem.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 7079620Snilay@cs.wisc.edusystem.cpu.l2cache.replacements 338326 # number of replacements 7089620Snilay@cs.wisc.edusystem.cpu.l2cache.tagsinuse 65364.753625 # Cycle average of tags in use 7099620Snilay@cs.wisc.edusystem.cpu.l2cache.total_refs 2543033 # Total number of references to valid blocks. 7109620Snilay@cs.wisc.edusystem.cpu.l2cache.sampled_refs 403496 # Sample count of references to valid blocks. 7119620Snilay@cs.wisc.edusystem.cpu.l2cache.avg_refs 6.302499 # Average number of references to valid blocks. 7129568Sandreas.hansson@arm.comsystem.cpu.l2cache.warmup_cycle 4078120751 # Cycle when the warmup percentage was hit. 7139620Snilay@cs.wisc.edusystem.cpu.l2cache.occ_blocks::writebacks 54051.179621 # Average occupied blocks per requestor 7149620Snilay@cs.wisc.edusystem.cpu.l2cache.occ_blocks::cpu.inst 5324.310561 # Average occupied blocks per requestor 7159620Snilay@cs.wisc.edusystem.cpu.l2cache.occ_blocks::cpu.data 5989.263443 # Average occupied blocks per requestor 7169620Snilay@cs.wisc.edusystem.cpu.l2cache.occ_percent::writebacks 0.824756 # Average percentage of cache occupancy 7179620Snilay@cs.wisc.edusystem.cpu.l2cache.occ_percent::cpu.inst 0.081243 # Average percentage of cache occupancy 7189620Snilay@cs.wisc.edusystem.cpu.l2cache.occ_percent::cpu.data 0.091389 # Average percentage of cache occupancy 7199620Snilay@cs.wisc.edusystem.cpu.l2cache.occ_percent::total 0.997387 # Average percentage of cache occupancy 7209620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_hits::cpu.inst 993589 # number of ReadReq hits 7219620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_hits::cpu.data 826269 # number of ReadReq hits 7229620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_hits::total 1819858 # number of ReadReq hits 7239620Snilay@cs.wisc.edusystem.cpu.l2cache.Writeback_hits::writebacks 840029 # number of Writeback hits 7249620Snilay@cs.wisc.edusystem.cpu.l2cache.Writeback_hits::total 840029 # number of Writeback hits 7259620Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_hits::cpu.data 27 # number of UpgradeReq hits 7269620Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_hits::total 27 # number of UpgradeReq hits 7279620Snilay@cs.wisc.edusystem.cpu.l2cache.SCUpgradeReq_hits::cpu.data 1 # number of SCUpgradeReq hits 7289620Snilay@cs.wisc.edusystem.cpu.l2cache.SCUpgradeReq_hits::total 1 # number of SCUpgradeReq hits 7299620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_hits::cpu.data 185368 # number of ReadExReq hits 7309620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_hits::total 185368 # number of ReadExReq hits 7319620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_hits::cpu.inst 993589 # number of demand (read+write) hits 7329620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_hits::cpu.data 1011637 # number of demand (read+write) hits 7339620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_hits::total 2005226 # number of demand (read+write) hits 7349620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_hits::cpu.inst 993589 # number of overall hits 7359620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_hits::cpu.data 1011637 # number of overall hits 7369620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_hits::total 2005226 # number of overall hits 7379620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_misses::cpu.inst 15076 # number of ReadReq misses 7389620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_misses::cpu.data 273797 # number of ReadReq misses 7399620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_misses::total 288873 # number of ReadReq misses 7409620Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_misses::cpu.data 40 # number of UpgradeReq misses 7419620Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_misses::total 40 # number of UpgradeReq misses 7429613Sandreas.hansson@arm.comsystem.cpu.l2cache.SCUpgradeReq_misses::cpu.data 1 # number of SCUpgradeReq misses 7439613Sandreas.hansson@arm.comsystem.cpu.l2cache.SCUpgradeReq_misses::total 1 # number of SCUpgradeReq misses 7449620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_misses::cpu.data 115432 # number of ReadExReq misses 7459620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_misses::total 115432 # number of ReadExReq misses 7469620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_misses::cpu.inst 15076 # number of demand (read+write) misses 7479620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_misses::cpu.data 389229 # number of demand (read+write) misses 7489620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_misses::total 404305 # number of demand (read+write) misses 7499620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_misses::cpu.inst 15076 # number of overall misses 7509620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_misses::cpu.data 389229 # number of overall misses 7519620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_misses::total 404305 # number of overall misses 7529620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1050370500 # number of ReadReq miss cycles 7539620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_miss_latency::cpu.data 11953523500 # number of ReadReq miss cycles 7549620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_miss_latency::total 13003894000 # number of ReadReq miss cycles 7559620Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 302500 # number of UpgradeReq miss cycles 7569620Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_miss_latency::total 302500 # number of UpgradeReq miss cycles 7579620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 7672961500 # number of ReadExReq miss cycles 7589620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_miss_latency::total 7672961500 # number of ReadExReq miss cycles 7599620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_miss_latency::cpu.inst 1050370500 # number of demand (read+write) miss cycles 7609620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_miss_latency::cpu.data 19626485000 # number of demand (read+write) miss cycles 7619620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_miss_latency::total 20676855500 # number of demand (read+write) miss cycles 7629620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_miss_latency::cpu.inst 1050370500 # number of overall miss cycles 7639620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_miss_latency::cpu.data 19626485000 # number of overall miss cycles 7649620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_miss_latency::total 20676855500 # number of overall miss cycles 7659620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_accesses::cpu.inst 1008665 # number of ReadReq accesses(hits+misses) 7669620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_accesses::cpu.data 1100066 # number of ReadReq accesses(hits+misses) 7679620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_accesses::total 2108731 # number of ReadReq accesses(hits+misses) 7689620Snilay@cs.wisc.edusystem.cpu.l2cache.Writeback_accesses::writebacks 840029 # number of Writeback accesses(hits+misses) 7699620Snilay@cs.wisc.edusystem.cpu.l2cache.Writeback_accesses::total 840029 # number of Writeback accesses(hits+misses) 7709620Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_accesses::cpu.data 67 # number of UpgradeReq accesses(hits+misses) 7719620Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_accesses::total 67 # number of UpgradeReq accesses(hits+misses) 7729620Snilay@cs.wisc.edusystem.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 2 # number of SCUpgradeReq accesses(hits+misses) 7739620Snilay@cs.wisc.edusystem.cpu.l2cache.SCUpgradeReq_accesses::total 2 # number of SCUpgradeReq accesses(hits+misses) 7749620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_accesses::cpu.data 300800 # number of ReadExReq accesses(hits+misses) 7759620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_accesses::total 300800 # number of ReadExReq accesses(hits+misses) 7769620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_accesses::cpu.inst 1008665 # number of demand (read+write) accesses 7779620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_accesses::cpu.data 1400866 # number of demand (read+write) accesses 7789620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_accesses::total 2409531 # number of demand (read+write) accesses 7799620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_accesses::cpu.inst 1008665 # number of overall (read+write) accesses 7809620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_accesses::cpu.data 1400866 # number of overall (read+write) accesses 7819620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_accesses::total 2409531 # number of overall (read+write) accesses 7829620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.014946 # miss rate for ReadReq accesses 7839620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.248891 # miss rate for ReadReq accesses 7849620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_miss_rate::total 0.136989 # miss rate for ReadReq accesses 7859620Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.597015 # miss rate for UpgradeReq accesses 7869620Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_miss_rate::total 0.597015 # miss rate for UpgradeReq accesses 7879620Snilay@cs.wisc.edusystem.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 0.500000 # miss rate for SCUpgradeReq accesses 7889620Snilay@cs.wisc.edusystem.cpu.l2cache.SCUpgradeReq_miss_rate::total 0.500000 # miss rate for SCUpgradeReq accesses 7899620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.383750 # miss rate for ReadExReq accesses 7909620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_miss_rate::total 0.383750 # miss rate for ReadExReq accesses 7919620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.014946 # miss rate for demand accesses 7929620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_miss_rate::cpu.data 0.277849 # miss rate for demand accesses 7939620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_miss_rate::total 0.167794 # miss rate for demand accesses 7949620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.014946 # miss rate for overall accesses 7959620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_miss_rate::cpu.data 0.277849 # miss rate for overall accesses 7969620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_miss_rate::total 0.167794 # miss rate for overall accesses 7979620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 69671.696737 # average ReadReq miss latency 7989620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 43658.343590 # average ReadReq miss latency 7999620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_avg_miss_latency::total 45015.955108 # average ReadReq miss latency 8009620Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 7562.500000 # average UpgradeReq miss latency 8019620Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_avg_miss_latency::total 7562.500000 # average UpgradeReq miss latency 8029620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 66471.701954 # average ReadExReq miss latency 8039620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_avg_miss_latency::total 66471.701954 # average ReadExReq miss latency 8049620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69671.696737 # average overall miss latency 8059620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 50424.004892 # average overall miss latency 8069620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_avg_miss_latency::total 51141.725925 # average overall miss latency 8079620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69671.696737 # average overall miss latency 8089620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 50424.004892 # average overall miss latency 8099620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_avg_miss_latency::total 51141.725925 # average overall miss latency 8109285Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 8119285Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 8129285Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 8139285Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 8149285Sandreas.hansson@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 8159285Sandreas.hansson@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 8169285Sandreas.hansson@arm.comsystem.cpu.l2cache.fast_writes 0 # number of fast writes performed 8179285Sandreas.hansson@arm.comsystem.cpu.l2cache.cache_copies 0 # number of cache copies performed 8189620Snilay@cs.wisc.edusystem.cpu.l2cache.writebacks::writebacks 75720 # number of writebacks 8199620Snilay@cs.wisc.edusystem.cpu.l2cache.writebacks::total 75720 # number of writebacks 8209285Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 1 # number of ReadReq MSHR hits 8219285Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_hits::total 1 # number of ReadReq MSHR hits 8229285Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits 8239285Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_hits::total 1 # number of demand (read+write) MSHR hits 8249285Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits 8259285Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_hits::total 1 # number of overall MSHR hits 8269620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 15075 # number of ReadReq MSHR misses 8279620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_misses::cpu.data 273797 # number of ReadReq MSHR misses 8289620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_misses::total 288872 # number of ReadReq MSHR misses 8299620Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 40 # number of UpgradeReq MSHR misses 8309620Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_mshr_misses::total 40 # number of UpgradeReq MSHR misses 8319613Sandreas.hansson@arm.comsystem.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.data 1 # number of SCUpgradeReq MSHR misses 8329613Sandreas.hansson@arm.comsystem.cpu.l2cache.SCUpgradeReq_mshr_misses::total 1 # number of SCUpgradeReq MSHR misses 8339620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 115432 # number of ReadExReq MSHR misses 8349620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_misses::total 115432 # number of ReadExReq MSHR misses 8359620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_misses::cpu.inst 15075 # number of demand (read+write) MSHR misses 8369620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_misses::cpu.data 389229 # number of demand (read+write) MSHR misses 8379620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_misses::total 404304 # number of demand (read+write) MSHR misses 8389620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_misses::cpu.inst 15075 # number of overall MSHR misses 8399620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_misses::cpu.data 389229 # number of overall MSHR misses 8409620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_misses::total 404304 # number of overall MSHR misses 8419620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 862398247 # number of ReadReq MSHR miss cycles 8429620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 8602310526 # number of ReadReq MSHR miss cycles 8439620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_miss_latency::total 9464708773 # number of ReadReq MSHR miss cycles 8449620Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 569536 # number of UpgradeReq MSHR miss cycles 8459620Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 569536 # number of UpgradeReq MSHR miss cycles 8469613Sandreas.hansson@arm.comsystem.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.data 10001 # number of SCUpgradeReq MSHR miss cycles 8479613Sandreas.hansson@arm.comsystem.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total 10001 # number of SCUpgradeReq MSHR miss cycles 8489620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6262852352 # number of ReadExReq MSHR miss cycles 8499620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6262852352 # number of ReadExReq MSHR miss cycles 8509620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 862398247 # number of demand (read+write) MSHR miss cycles 8519620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 14865162878 # number of demand (read+write) MSHR miss cycles 8529620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_miss_latency::total 15727561125 # number of demand (read+write) MSHR miss cycles 8539620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 862398247 # number of overall MSHR miss cycles 8549620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 14865162878 # number of overall MSHR miss cycles 8559620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_miss_latency::total 15727561125 # number of overall MSHR miss cycles 8569620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 1333774000 # number of ReadReq MSHR uncacheable cycles 8579620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 1333774000 # number of ReadReq MSHR uncacheable cycles 8589620Snilay@cs.wisc.edusystem.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 1882495000 # number of WriteReq MSHR uncacheable cycles 8599620Snilay@cs.wisc.edusystem.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 1882495000 # number of WriteReq MSHR uncacheable cycles 8609620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 3216269000 # number of overall MSHR uncacheable cycles 8619620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_uncacheable_latency::total 3216269000 # number of overall MSHR uncacheable cycles 8629620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.014945 # mshr miss rate for ReadReq accesses 8639620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.248891 # mshr miss rate for ReadReq accesses 8649620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.136989 # mshr miss rate for ReadReq accesses 8659620Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.597015 # mshr miss rate for UpgradeReq accesses 8669620Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.597015 # mshr miss rate for UpgradeReq accesses 8679620Snilay@cs.wisc.edusystem.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data 0.500000 # mshr miss rate for SCUpgradeReq accesses 8689620Snilay@cs.wisc.edusystem.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.500000 # mshr miss rate for SCUpgradeReq accesses 8699620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.383750 # mshr miss rate for ReadExReq accesses 8709620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.383750 # mshr miss rate for ReadExReq accesses 8719620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.014945 # mshr miss rate for demand accesses 8729620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.277849 # mshr miss rate for demand accesses 8739620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_miss_rate::total 0.167794 # mshr miss rate for demand accesses 8749620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.014945 # mshr miss rate for overall accesses 8759620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.277849 # mshr miss rate for overall accesses 8769620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_miss_rate::total 0.167794 # mshr miss rate for overall accesses 8779620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 57207.180564 # average ReadReq mshr miss latency 8789620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31418.571153 # average ReadReq mshr miss latency 8799620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 32764.368900 # average ReadReq mshr miss latency 8809620Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14238.400000 # average UpgradeReq mshr miss latency 8819620Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14238.400000 # average UpgradeReq mshr miss latency 8829568Sandreas.hansson@arm.comsystem.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average SCUpgradeReq mshr miss latency 8839568Sandreas.hansson@arm.comsystem.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 10001 # average SCUpgradeReq mshr miss latency 8849620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 54255.772680 # average ReadExReq mshr miss latency 8859620Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 54255.772680 # average ReadExReq mshr miss latency 8869620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 57207.180564 # average overall mshr miss latency 8879620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 38191.303521 # average overall mshr miss latency 8889620Snilay@cs.wisc.edusystem.cpu.l2cache.demand_avg_mshr_miss_latency::total 38900.335206 # average overall mshr miss latency 8899620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 57207.180564 # average overall mshr miss latency 8909620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 38191.303521 # average overall mshr miss latency 8919620Snilay@cs.wisc.edusystem.cpu.l2cache.overall_avg_mshr_miss_latency::total 38900.335206 # average overall mshr miss latency 8929285Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency 8939285Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 8949285Sandreas.hansson@arm.comsystem.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency 8959285Sandreas.hansson@arm.comsystem.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 8969285Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency 8979285Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 8989285Sandreas.hansson@arm.comsystem.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 8999620Snilay@cs.wisc.edusystem.cpu.dcache.replacements 1400274 # number of replacements 9009620Snilay@cs.wisc.edusystem.cpu.dcache.tagsinuse 511.995157 # Cycle average of tags in use 9019620Snilay@cs.wisc.edusystem.cpu.dcache.total_refs 11811900 # Total number of references to valid blocks. 9029620Snilay@cs.wisc.edusystem.cpu.dcache.sampled_refs 1400786 # Sample count of references to valid blocks. 9039620Snilay@cs.wisc.edusystem.cpu.dcache.avg_refs 8.432337 # Average number of references to valid blocks. 9049620Snilay@cs.wisc.edusystem.cpu.dcache.warmup_cycle 21808000 # Cycle when the warmup percentage was hit. 9059620Snilay@cs.wisc.edusystem.cpu.dcache.occ_blocks::cpu.data 511.995157 # Average occupied blocks per requestor 9069348SAli.Saidi@ARM.comsystem.cpu.dcache.occ_percent::cpu.data 0.999991 # Average percentage of cache occupancy 9079348SAli.Saidi@ARM.comsystem.cpu.dcache.occ_percent::total 0.999991 # Average percentage of cache occupancy 9089620Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_hits::cpu.data 7207099 # number of ReadReq hits 9099620Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_hits::total 7207099 # number of ReadReq hits 9109620Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_hits::cpu.data 4203008 # number of WriteReq hits 9119620Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_hits::total 4203008 # number of WriteReq hits 9129620Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_hits::cpu.data 186038 # number of LoadLockedReq hits 9139620Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_hits::total 186038 # number of LoadLockedReq hits 9149568Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_hits::cpu.data 215505 # number of StoreCondReq hits 9159568Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_hits::total 215505 # number of StoreCondReq hits 9169620Snilay@cs.wisc.edusystem.cpu.dcache.demand_hits::cpu.data 11410107 # number of demand (read+write) hits 9179620Snilay@cs.wisc.edusystem.cpu.dcache.demand_hits::total 11410107 # number of demand (read+write) hits 9189620Snilay@cs.wisc.edusystem.cpu.dcache.overall_hits::cpu.data 11410107 # number of overall hits 9199620Snilay@cs.wisc.edusystem.cpu.dcache.overall_hits::total 11410107 # number of overall hits 9209620Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_misses::cpu.data 1800868 # number of ReadReq misses 9219620Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_misses::total 1800868 # number of ReadReq misses 9229620Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_misses::cpu.data 1942264 # number of WriteReq misses 9239620Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_misses::total 1942264 # number of WriteReq misses 9249620Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_misses::cpu.data 22743 # number of LoadLockedReq misses 9259620Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_misses::total 22743 # number of LoadLockedReq misses 9269620Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_misses::cpu.data 2 # number of StoreCondReq misses 9279620Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_misses::total 2 # number of StoreCondReq misses 9289620Snilay@cs.wisc.edusystem.cpu.dcache.demand_misses::cpu.data 3743132 # number of demand (read+write) misses 9299620Snilay@cs.wisc.edusystem.cpu.dcache.demand_misses::total 3743132 # number of demand (read+write) misses 9309620Snilay@cs.wisc.edusystem.cpu.dcache.overall_misses::cpu.data 3743132 # number of overall misses 9319620Snilay@cs.wisc.edusystem.cpu.dcache.overall_misses::total 3743132 # number of overall misses 9329620Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_miss_latency::cpu.data 33858803000 # number of ReadReq miss cycles 9339620Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_miss_latency::total 33858803000 # number of ReadReq miss cycles 9349620Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_miss_latency::cpu.data 65085084522 # number of WriteReq miss cycles 9359620Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_miss_latency::total 65085084522 # number of WriteReq miss cycles 9369620Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 304812500 # number of LoadLockedReq miss cycles 9379620Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_miss_latency::total 304812500 # number of LoadLockedReq miss cycles 9389620Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_miss_latency::cpu.data 37500 # number of StoreCondReq miss cycles 9399620Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_miss_latency::total 37500 # number of StoreCondReq miss cycles 9409620Snilay@cs.wisc.edusystem.cpu.dcache.demand_miss_latency::cpu.data 98943887522 # number of demand (read+write) miss cycles 9419620Snilay@cs.wisc.edusystem.cpu.dcache.demand_miss_latency::total 98943887522 # number of demand (read+write) miss cycles 9429620Snilay@cs.wisc.edusystem.cpu.dcache.overall_miss_latency::cpu.data 98943887522 # number of overall miss cycles 9439620Snilay@cs.wisc.edusystem.cpu.dcache.overall_miss_latency::total 98943887522 # number of overall miss cycles 9449620Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_accesses::cpu.data 9007967 # number of ReadReq accesses(hits+misses) 9459620Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_accesses::total 9007967 # number of ReadReq accesses(hits+misses) 9469620Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_accesses::cpu.data 6145272 # number of WriteReq accesses(hits+misses) 9479620Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_accesses::total 6145272 # number of WriteReq accesses(hits+misses) 9489620Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_accesses::cpu.data 208781 # number of LoadLockedReq accesses(hits+misses) 9499620Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_accesses::total 208781 # number of LoadLockedReq accesses(hits+misses) 9509620Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_accesses::cpu.data 215507 # number of StoreCondReq accesses(hits+misses) 9519620Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_accesses::total 215507 # number of StoreCondReq accesses(hits+misses) 9529620Snilay@cs.wisc.edusystem.cpu.dcache.demand_accesses::cpu.data 15153239 # number of demand (read+write) accesses 9539620Snilay@cs.wisc.edusystem.cpu.dcache.demand_accesses::total 15153239 # number of demand (read+write) accesses 9549620Snilay@cs.wisc.edusystem.cpu.dcache.overall_accesses::cpu.data 15153239 # number of overall (read+write) accesses 9559620Snilay@cs.wisc.edusystem.cpu.dcache.overall_accesses::total 15153239 # number of overall (read+write) accesses 9569620Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.199919 # miss rate for ReadReq accesses 9579620Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_miss_rate::total 0.199919 # miss rate for ReadReq accesses 9589620Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.316058 # miss rate for WriteReq accesses 9599620Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_miss_rate::total 0.316058 # miss rate for WriteReq accesses 9609620Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.108932 # miss rate for LoadLockedReq accesses 9619620Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_miss_rate::total 0.108932 # miss rate for LoadLockedReq accesses 9629620Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000009 # miss rate for StoreCondReq accesses 9639620Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_miss_rate::total 0.000009 # miss rate for StoreCondReq accesses 9649620Snilay@cs.wisc.edusystem.cpu.dcache.demand_miss_rate::cpu.data 0.247019 # miss rate for demand accesses 9659620Snilay@cs.wisc.edusystem.cpu.dcache.demand_miss_rate::total 0.247019 # miss rate for demand accesses 9669620Snilay@cs.wisc.edusystem.cpu.dcache.overall_miss_rate::cpu.data 0.247019 # miss rate for overall accesses 9679620Snilay@cs.wisc.edusystem.cpu.dcache.overall_miss_rate::total 0.247019 # miss rate for overall accesses 9689620Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 18801.379668 # average ReadReq miss latency 9699620Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_avg_miss_latency::total 18801.379668 # average ReadReq miss latency 9709620Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33509.906234 # average WriteReq miss latency 9719620Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_avg_miss_latency::total 33509.906234 # average WriteReq miss latency 9729620Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13402.475487 # average LoadLockedReq miss latency 9739620Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13402.475487 # average LoadLockedReq miss latency 9749620Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 18750 # average StoreCondReq miss latency 9759620Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_avg_miss_latency::total 18750 # average StoreCondReq miss latency 9769620Snilay@cs.wisc.edusystem.cpu.dcache.demand_avg_miss_latency::cpu.data 26433.448653 # average overall miss latency 9779620Snilay@cs.wisc.edusystem.cpu.dcache.demand_avg_miss_latency::total 26433.448653 # average overall miss latency 9789620Snilay@cs.wisc.edusystem.cpu.dcache.overall_avg_miss_latency::cpu.data 26433.448653 # average overall miss latency 9799620Snilay@cs.wisc.edusystem.cpu.dcache.overall_avg_miss_latency::total 26433.448653 # average overall miss latency 9809620Snilay@cs.wisc.edusystem.cpu.dcache.blocked_cycles::no_mshrs 2202746 # number of cycles access was blocked 9819620Snilay@cs.wisc.edusystem.cpu.dcache.blocked_cycles::no_targets 567 # number of cycles access was blocked 9829620Snilay@cs.wisc.edusystem.cpu.dcache.blocked::no_mshrs 95919 # number of cycles access was blocked 9839620Snilay@cs.wisc.edusystem.cpu.dcache.blocked::no_targets 7 # number of cycles access was blocked 9849620Snilay@cs.wisc.edusystem.cpu.dcache.avg_blocked_cycles::no_mshrs 22.964647 # average number of cycles each access was blocked 9859620Snilay@cs.wisc.edusystem.cpu.dcache.avg_blocked_cycles::no_targets 81 # average number of cycles each access was blocked 9869348SAli.Saidi@ARM.comsystem.cpu.dcache.fast_writes 0 # number of fast writes performed 9879348SAli.Saidi@ARM.comsystem.cpu.dcache.cache_copies 0 # number of cache copies performed 9889620Snilay@cs.wisc.edusystem.cpu.dcache.writebacks::writebacks 840029 # number of writebacks 9899620Snilay@cs.wisc.edusystem.cpu.dcache.writebacks::total 840029 # number of writebacks 9909620Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_hits::cpu.data 717621 # number of ReadReq MSHR hits 9919620Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_hits::total 717621 # number of ReadReq MSHR hits 9929620Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_hits::cpu.data 1642056 # number of WriteReq MSHR hits 9939620Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_hits::total 1642056 # number of WriteReq MSHR hits 9949620Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 5266 # number of LoadLockedReq MSHR hits 9959620Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_mshr_hits::total 5266 # number of LoadLockedReq MSHR hits 9969620Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_hits::cpu.data 2359677 # number of demand (read+write) MSHR hits 9979620Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_hits::total 2359677 # number of demand (read+write) MSHR hits 9989620Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_hits::cpu.data 2359677 # number of overall MSHR hits 9999620Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_hits::total 2359677 # number of overall MSHR hits 10009620Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 1083247 # number of ReadReq MSHR misses 10019620Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_misses::total 1083247 # number of ReadReq MSHR misses 10029620Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 300208 # number of WriteReq MSHR misses 10039620Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_misses::total 300208 # number of WriteReq MSHR misses 10049620Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 17477 # number of LoadLockedReq MSHR misses 10059620Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_mshr_misses::total 17477 # number of LoadLockedReq MSHR misses 10069620Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 2 # number of StoreCondReq MSHR misses 10079620Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_mshr_misses::total 2 # number of StoreCondReq MSHR misses 10089620Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_misses::cpu.data 1383455 # number of demand (read+write) MSHR misses 10099620Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_misses::total 1383455 # number of demand (read+write) MSHR misses 10109620Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_misses::cpu.data 1383455 # number of overall MSHR misses 10119620Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_misses::total 1383455 # number of overall MSHR misses 10129620Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 21329073000 # number of ReadReq MSHR miss cycles 10139620Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_miss_latency::total 21329073000 # number of ReadReq MSHR miss cycles 10149620Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 9889442761 # number of WriteReq MSHR miss cycles 10159620Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_miss_latency::total 9889442761 # number of WriteReq MSHR miss cycles 10169620Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 199091500 # number of LoadLockedReq MSHR miss cycles 10179620Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 199091500 # number of LoadLockedReq MSHR miss cycles 10189620Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 33500 # number of StoreCondReq MSHR miss cycles 10199620Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_mshr_miss_latency::total 33500 # number of StoreCondReq MSHR miss cycles 10209620Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 31218515761 # number of demand (read+write) MSHR miss cycles 10219620Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_miss_latency::total 31218515761 # number of demand (read+write) MSHR miss cycles 10229620Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 31218515761 # number of overall MSHR miss cycles 10239620Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_miss_latency::total 31218515761 # number of overall MSHR miss cycles 10249620Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 1423851000 # number of ReadReq MSHR uncacheable cycles 10259620Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 1423851000 # number of ReadReq MSHR uncacheable cycles 10269620Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 1997662998 # number of WriteReq MSHR uncacheable cycles 10279620Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 1997662998 # number of WriteReq MSHR uncacheable cycles 10289620Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 3421513998 # number of overall MSHR uncacheable cycles 10299620Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_uncacheable_latency::total 3421513998 # number of overall MSHR uncacheable cycles 10309620Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.120254 # mshr miss rate for ReadReq accesses 10319620Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_miss_rate::total 0.120254 # mshr miss rate for ReadReq accesses 10329620Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.048852 # mshr miss rate for WriteReq accesses 10339620Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_miss_rate::total 0.048852 # mshr miss rate for WriteReq accesses 10349620Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.083710 # mshr miss rate for LoadLockedReq accesses 10359620Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.083710 # mshr miss rate for LoadLockedReq accesses 10369620Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000009 # mshr miss rate for StoreCondReq accesses 10379620Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000009 # mshr miss rate for StoreCondReq accesses 10389620Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.091298 # mshr miss rate for demand accesses 10399620Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_miss_rate::total 0.091298 # mshr miss rate for demand accesses 10409620Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.091298 # mshr miss rate for overall accesses 10419620Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_miss_rate::total 0.091298 # mshr miss rate for overall accesses 10429620Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19689.944214 # average ReadReq mshr miss latency 10439620Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19689.944214 # average ReadReq mshr miss latency 10449620Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32941.969438 # average WriteReq mshr miss latency 10459620Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32941.969438 # average WriteReq mshr miss latency 10469620Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11391.628998 # average LoadLockedReq mshr miss latency 10479620Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11391.628998 # average LoadLockedReq mshr miss latency 10489620Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 16750 # average StoreCondReq mshr miss latency 10499620Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 16750 # average StoreCondReq mshr miss latency 10509620Snilay@cs.wisc.edusystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22565.617068 # average overall mshr miss latency 10519620Snilay@cs.wisc.edusystem.cpu.dcache.demand_avg_mshr_miss_latency::total 22565.617068 # average overall mshr miss latency 10529620Snilay@cs.wisc.edusystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22565.617068 # average overall mshr miss latency 10539620Snilay@cs.wisc.edusystem.cpu.dcache.overall_avg_mshr_miss_latency::total 22565.617068 # average overall mshr miss latency 10549348SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency 10559348SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency 10569348SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency 10579348SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency 10589348SAli.Saidi@ARM.comsystem.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency 10599348SAli.Saidi@ARM.comsystem.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency 10609348SAli.Saidi@ARM.comsystem.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 10615703SN/Asystem.cpu.kern.inst.arm 0 # number of arm instructions executed 10629620Snilay@cs.wisc.edusystem.cpu.kern.inst.quiesce 6441 # number of quiesce instructions executed 10639620Snilay@cs.wisc.edusystem.cpu.kern.inst.hwrei 210999 # number of hwrei instructions executed 10649568Sandreas.hansson@arm.comsystem.cpu.kern.ipl_count::0 74661 40.97% 40.97% # number of times we switched to this ipl 10659285Sandreas.hansson@arm.comsystem.cpu.kern.ipl_count::21 131 0.07% 41.04% # number of times we switched to this ipl 10669490Sandreas.hansson@arm.comsystem.cpu.kern.ipl_count::22 1879 1.03% 42.07% # number of times we switched to this ipl 10679620Snilay@cs.wisc.edusystem.cpu.kern.ipl_count::31 105559 57.93% 100.00% # number of times we switched to this ipl 10689620Snilay@cs.wisc.edusystem.cpu.kern.ipl_count::total 182230 # number of times we switched to this ipl 10699568Sandreas.hansson@arm.comsystem.cpu.kern.ipl_good::0 73294 49.32% 49.32% # number of times we switched to this ipl from a different ipl 10709285Sandreas.hansson@arm.comsystem.cpu.kern.ipl_good::21 131 0.09% 49.41% # number of times we switched to this ipl from a different ipl 10719490Sandreas.hansson@arm.comsystem.cpu.kern.ipl_good::22 1879 1.26% 50.68% # number of times we switched to this ipl from a different ipl 10729568Sandreas.hansson@arm.comsystem.cpu.kern.ipl_good::31 73294 49.32% 100.00% # number of times we switched to this ipl from a different ipl 10739568Sandreas.hansson@arm.comsystem.cpu.kern.ipl_good::total 148598 # number of times we switched to this ipl from a different ipl 10749620Snilay@cs.wisc.edusystem.cpu.kern.ipl_ticks::0 1818345164500 98.06% 98.06% # number of cycles we spent at this ipl 10759620Snilay@cs.wisc.edusystem.cpu.kern.ipl_ticks::21 63914000 0.00% 98.06% # number of cycles we spent at this ipl 10769620Snilay@cs.wisc.edusystem.cpu.kern.ipl_ticks::22 557987500 0.03% 98.09% # number of cycles we spent at this ipl 10779620Snilay@cs.wisc.edusystem.cpu.kern.ipl_ticks::31 35348021500 1.91% 100.00% # number of cycles we spent at this ipl 10789620Snilay@cs.wisc.edusystem.cpu.kern.ipl_ticks::total 1854315087500 # number of cycles we spent at this ipl 10799568Sandreas.hansson@arm.comsystem.cpu.kern.ipl_used::0 0.981691 # fraction of swpipl calls that actually changed the ipl 10806127SN/Asystem.cpu.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl 10816127SN/Asystem.cpu.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl 10829620Snilay@cs.wisc.edusystem.cpu.kern.ipl_used::31 0.694342 # fraction of swpipl calls that actually changed the ipl 10839620Snilay@cs.wisc.edusystem.cpu.kern.ipl_used::total 0.815442 # fraction of swpipl calls that actually changed the ipl 10846291SN/Asystem.cpu.kern.syscall::2 8 2.45% 2.45% # number of syscalls executed 10856291SN/Asystem.cpu.kern.syscall::3 30 9.20% 11.66% # number of syscalls executed 10866291SN/Asystem.cpu.kern.syscall::4 4 1.23% 12.88% # number of syscalls executed 10876291SN/Asystem.cpu.kern.syscall::6 42 12.88% 25.77% # number of syscalls executed 10886291SN/Asystem.cpu.kern.syscall::12 1 0.31% 26.07% # number of syscalls executed 10896291SN/Asystem.cpu.kern.syscall::15 1 0.31% 26.38% # number of syscalls executed 10906291SN/Asystem.cpu.kern.syscall::17 15 4.60% 30.98% # number of syscalls executed 10916291SN/Asystem.cpu.kern.syscall::19 10 3.07% 34.05% # number of syscalls executed 10926291SN/Asystem.cpu.kern.syscall::20 6 1.84% 35.89% # number of syscalls executed 10936291SN/Asystem.cpu.kern.syscall::23 4 1.23% 37.12% # number of syscalls executed 10946291SN/Asystem.cpu.kern.syscall::24 6 1.84% 38.96% # number of syscalls executed 10956291SN/Asystem.cpu.kern.syscall::33 11 3.37% 42.33% # number of syscalls executed 10966291SN/Asystem.cpu.kern.syscall::41 2 0.61% 42.94% # number of syscalls executed 10976291SN/Asystem.cpu.kern.syscall::45 54 16.56% 59.51% # number of syscalls executed 10986291SN/Asystem.cpu.kern.syscall::47 6 1.84% 61.35% # number of syscalls executed 10996291SN/Asystem.cpu.kern.syscall::48 10 3.07% 64.42% # number of syscalls executed 11006291SN/Asystem.cpu.kern.syscall::54 10 3.07% 67.48% # number of syscalls executed 11016291SN/Asystem.cpu.kern.syscall::58 1 0.31% 67.79% # number of syscalls executed 11026291SN/Asystem.cpu.kern.syscall::59 7 2.15% 69.94% # number of syscalls executed 11036291SN/Asystem.cpu.kern.syscall::71 54 16.56% 86.50% # number of syscalls executed 11046291SN/Asystem.cpu.kern.syscall::73 3 0.92% 87.42% # number of syscalls executed 11056291SN/Asystem.cpu.kern.syscall::74 16 4.91% 92.33% # number of syscalls executed 11066291SN/Asystem.cpu.kern.syscall::87 1 0.31% 92.64% # number of syscalls executed 11076291SN/Asystem.cpu.kern.syscall::90 3 0.92% 93.56% # number of syscalls executed 11086291SN/Asystem.cpu.kern.syscall::92 9 2.76% 96.32% # number of syscalls executed 11096291SN/Asystem.cpu.kern.syscall::97 2 0.61% 96.93% # number of syscalls executed 11106291SN/Asystem.cpu.kern.syscall::98 2 0.61% 97.55% # number of syscalls executed 11116291SN/Asystem.cpu.kern.syscall::132 4 1.23% 98.77% # number of syscalls executed 11126291SN/Asystem.cpu.kern.syscall::144 2 0.61% 99.39% # number of syscalls executed 11136291SN/Asystem.cpu.kern.syscall::147 2 0.61% 100.00% # number of syscalls executed 11146127SN/Asystem.cpu.kern.syscall::total 326 # number of syscalls executed 11158464SN/Asystem.cpu.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed 11168464SN/Asystem.cpu.kern.callpal::wrmces 1 0.00% 0.00% # number of callpals executed 11178464SN/Asystem.cpu.kern.callpal::wrfen 1 0.00% 0.00% # number of callpals executed 11188464SN/Asystem.cpu.kern.callpal::wrvptptr 1 0.00% 0.00% # number of callpals executed 11199285Sandreas.hansson@arm.comsystem.cpu.kern.callpal::swpctx 4176 2.18% 2.18% # number of callpals executed 11209285Sandreas.hansson@arm.comsystem.cpu.kern.callpal::tbi 54 0.03% 2.21% # number of callpals executed 11219199Sandreas.hansson@arm.comsystem.cpu.kern.callpal::wrent 7 0.00% 2.21% # number of callpals executed 11229620Snilay@cs.wisc.edusystem.cpu.kern.callpal::swpipl 175115 91.23% 93.43% # number of callpals executed 11239490Sandreas.hansson@arm.comsystem.cpu.kern.callpal::rdps 6784 3.53% 96.97% # number of callpals executed 11249285Sandreas.hansson@arm.comsystem.cpu.kern.callpal::wrkgp 1 0.00% 96.97% # number of callpals executed 11259199Sandreas.hansson@arm.comsystem.cpu.kern.callpal::wrusp 7 0.00% 96.97% # number of callpals executed 11269285Sandreas.hansson@arm.comsystem.cpu.kern.callpal::rdusp 9 0.00% 96.98% # number of callpals executed 11279285Sandreas.hansson@arm.comsystem.cpu.kern.callpal::whami 2 0.00% 96.98% # number of callpals executed 11289490Sandreas.hansson@arm.comsystem.cpu.kern.callpal::rti 5104 2.66% 99.64% # number of callpals executed 11298464SN/Asystem.cpu.kern.callpal::callsys 515 0.27% 99.91% # number of callpals executed 11308464SN/Asystem.cpu.kern.callpal::imb 181 0.09% 100.00% # number of callpals executed 11319620Snilay@cs.wisc.edusystem.cpu.kern.callpal::total 191959 # number of callpals executed 11329490Sandreas.hansson@arm.comsystem.cpu.kern.mode_switch::kernel 5849 # number of protection mode switches 11339620Snilay@cs.wisc.edusystem.cpu.kern.mode_switch::user 1740 # number of protection mode switches 11349348SAli.Saidi@ARM.comsystem.cpu.kern.mode_switch::idle 2097 # number of protection mode switches 11359620Snilay@cs.wisc.edusystem.cpu.kern.mode_good::kernel 1910 11369620Snilay@cs.wisc.edusystem.cpu.kern.mode_good::user 1740 11378517SN/Asystem.cpu.kern.mode_good::idle 170 11389620Snilay@cs.wisc.edusystem.cpu.kern.mode_switch_good::kernel 0.326552 # fraction of useful protection mode switches 11398464SN/Asystem.cpu.kern.mode_switch_good::user 1 # fraction of useful protection mode switches 11409348SAli.Saidi@ARM.comsystem.cpu.kern.mode_switch_good::idle 0.081068 # fraction of useful protection mode switches 11419620Snilay@cs.wisc.edusystem.cpu.kern.mode_switch_good::total 0.394384 # fraction of useful protection mode switches 11429620Snilay@cs.wisc.edusystem.cpu.kern.mode_ticks::kernel 29469027500 1.59% 1.59% # number of ticks spent at the given mode 11439620Snilay@cs.wisc.edusystem.cpu.kern.mode_ticks::user 2713167500 0.15% 1.74% # number of ticks spent at the given mode 11449620Snilay@cs.wisc.edusystem.cpu.kern.mode_ticks::idle 1822132884500 98.26% 100.00% # number of ticks spent at the given mode 11458517SN/Asystem.cpu.kern.swap_context 4177 # number of times the context was actually changed 11465703SN/A 11475703SN/A---------- End Simulation Statistics ---------- 1148