simple-timing-ruby.py revision 8920
16166Ssteve.reinhardt@amd.com# Copyright (c) 2006-2007 The Regents of The University of Michigan
26166Ssteve.reinhardt@amd.com# All rights reserved.
36166Ssteve.reinhardt@amd.com#
46166Ssteve.reinhardt@amd.com# Redistribution and use in source and binary forms, with or without
56166Ssteve.reinhardt@amd.com# modification, are permitted provided that the following conditions are
66166Ssteve.reinhardt@amd.com# met: redistributions of source code must retain the above copyright
76166Ssteve.reinhardt@amd.com# notice, this list of conditions and the following disclaimer;
86166Ssteve.reinhardt@amd.com# redistributions in binary form must reproduce the above copyright
96166Ssteve.reinhardt@amd.com# notice, this list of conditions and the following disclaimer in the
106166Ssteve.reinhardt@amd.com# documentation and/or other materials provided with the distribution;
116166Ssteve.reinhardt@amd.com# neither the name of the copyright holders nor the names of its
126166Ssteve.reinhardt@amd.com# contributors may be used to endorse or promote products derived from
136166Ssteve.reinhardt@amd.com# this software without specific prior written permission.
146166Ssteve.reinhardt@amd.com#
156166Ssteve.reinhardt@amd.com# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
166166Ssteve.reinhardt@amd.com# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
176166Ssteve.reinhardt@amd.com# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
186166Ssteve.reinhardt@amd.com# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
196166Ssteve.reinhardt@amd.com# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
206166Ssteve.reinhardt@amd.com# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
216166Ssteve.reinhardt@amd.com# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
226166Ssteve.reinhardt@amd.com# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
236166Ssteve.reinhardt@amd.com# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
246166Ssteve.reinhardt@amd.com# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
256166Ssteve.reinhardt@amd.com# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
266166Ssteve.reinhardt@amd.com#
276166Ssteve.reinhardt@amd.com# Authors: Steve Reinhardt
286166Ssteve.reinhardt@amd.com
296166Ssteve.reinhardt@amd.comimport m5
306166Ssteve.reinhardt@amd.comfrom m5.objects import *
316928SBrad.Beckmann@amd.comfrom m5.defines import buildEnv
326928SBrad.Beckmann@amd.comfrom m5.util import addToPath
336928SBrad.Beckmann@amd.comimport os, optparse, sys
346166Ssteve.reinhardt@amd.com
356928SBrad.Beckmann@amd.com# Get paths we might need
366928SBrad.Beckmann@amd.comconfig_path = os.path.dirname(os.path.abspath(__file__))
376928SBrad.Beckmann@amd.comconfig_root = os.path.dirname(config_path)
386928SBrad.Beckmann@amd.comaddToPath(config_root+'/configs/common')
396928SBrad.Beckmann@amd.comaddToPath(config_root+'/configs/ruby')
406928SBrad.Beckmann@amd.com
416928SBrad.Beckmann@amd.comimport Ruby
428920Snilay@cs.wisc.eduimport Options
436928SBrad.Beckmann@amd.com
446928SBrad.Beckmann@amd.comparser = optparse.OptionParser()
458920Snilay@cs.wisc.eduOptions.addCommonOptions(parser)
466928SBrad.Beckmann@amd.com
477570SBrad.Beckmann@amd.com# Add the ruby specific and protocol specific options
487570SBrad.Beckmann@amd.comRuby.define_options(parser)
496928SBrad.Beckmann@amd.com
506928SBrad.Beckmann@amd.com(options, args) = parser.parse_args()
516928SBrad.Beckmann@amd.com
527570SBrad.Beckmann@amd.com#
537570SBrad.Beckmann@amd.com# Set the default cache size and associativity to be very small to encourage
547570SBrad.Beckmann@amd.com# races between requests and writebacks.
557570SBrad.Beckmann@amd.com#
567570SBrad.Beckmann@amd.comoptions.l1d_size="256B"
577570SBrad.Beckmann@amd.comoptions.l1i_size="256B"
587570SBrad.Beckmann@amd.comoptions.l2_size="512B"
597570SBrad.Beckmann@amd.comoptions.l3_size="1kB"
607570SBrad.Beckmann@amd.comoptions.l1d_assoc=2
617570SBrad.Beckmann@amd.comoptions.l1i_assoc=2
627570SBrad.Beckmann@amd.comoptions.l2_assoc=2
637570SBrad.Beckmann@amd.comoptions.l3_assoc=2
647570SBrad.Beckmann@amd.com
656928SBrad.Beckmann@amd.com# this is a uniprocessor only test
666928SBrad.Beckmann@amd.comoptions.num_cpus = 1
676289Snate@binkert.org
686166Ssteve.reinhardt@amd.comcpu = TimingSimpleCPU(cpu_id=0)
697570SBrad.Beckmann@amd.comsystem = System(cpu = cpu, physmem = PhysicalMemory())
706928SBrad.Beckmann@amd.com
718436SBrad.Beckmann@amd.comRuby.create_system(options, system)
726928SBrad.Beckmann@amd.com
738322Ssteve.reinhardt@amd.comassert(len(system.ruby._cpu_ruby_ports) == 1)
746928SBrad.Beckmann@amd.com
758876Sandreas.hansson@arm.com# create the interrupt controller
768876Sandreas.hansson@arm.comcpu.createInterruptController()
778876Sandreas.hansson@arm.com
786928SBrad.Beckmann@amd.com#
796928SBrad.Beckmann@amd.com# Tie the cpu cache ports to the ruby cpu ports and
806928SBrad.Beckmann@amd.com# physmem, respectively
816928SBrad.Beckmann@amd.com#
828744Sgblack@eecs.umich.educpu.connectAllPorts(system.ruby._cpu_ruby_ports[0])
836928SBrad.Beckmann@amd.com
846928SBrad.Beckmann@amd.com# -----------------------
856928SBrad.Beckmann@amd.com# run simulation
866928SBrad.Beckmann@amd.com# -----------------------
876166Ssteve.reinhardt@amd.com
888801Sgblack@eecs.umich.eduroot = Root(full_system = False, system = system)
896928SBrad.Beckmann@amd.comroot.system.mem_mode = 'timing'
906928SBrad.Beckmann@amd.com
916928SBrad.Beckmann@amd.com# Not much point in this being higher than the L1 latency
926928SBrad.Beckmann@amd.comm5.ticks.setGlobalFrequency('1ns')
93