test03.cpp revision 12855:588919e0e4aa 
1/*****************************************************************************
2
3  Licensed to Accellera Systems Initiative Inc. (Accellera) under one or
4  more contributor license agreements.  See the NOTICE file distributed
5  with this work for additional information regarding copyright ownership.
6  Accellera licenses this file to you under the Apache License, Version 2.0
7  (the "License"); you may not use this file except in compliance with the
8  License.  You may obtain a copy of the License at
9
10    http://www.apache.org/licenses/LICENSE-2.0
11
12  Unless required by applicable law or agreed to in writing, software
13  distributed under the License is distributed on an "AS IS" BASIS,
14  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
15  implied.  See the License for the specific language governing
16  permissions and limitations under the License.
17
18 *****************************************************************************/
19
20/*****************************************************************************
21
22  test03.cpp --
23
24  Original Author: Ucar Aziz, Synopsys, Inc., 2002-02-15
25                   Martin Janssen, Synopsys, Inc., 2002-02-15
26
27 *****************************************************************************/
28
29/*****************************************************************************
30
31  MODIFICATION LOG - modifiers, enter your name, affiliation, date and
32  changes you are making here.
33
34      Name, Affiliation, Date:
35  Description of Modification:
36
37 *****************************************************************************/
38
39//test of sc_prim_channel::next_trigger(const sc_time&)
40
41#include <systemc.h>
42
43//write and read interfaces
44class write_if : virtual public
45sc_interface
46 {
47  public:
48   virtual void write() = 0;
49};
50
51class read_if : virtual public
52sc_interface
53{
54 public:
55  virtual void read( ) = 0;
56};
57
58// channel implements write_if and read_if interfaces
59class channel :
60  public sc_channel,
61  public write_if,
62  public read_if
63{
64
65  public :
66
67  //constructor
68  channel(sc_module_name name):sc_channel(name)  , data(0)
69  { }
70
71  //write to channel
72  void write(){
73    static int i = 0;
74    next_trigger(10, SC_NS);
75    data = i;
76    cout <<"simulation time" << ":" << sc_time_stamp()<<"    ";
77    cout<<"writting "<< data <<" to channel" << endl;
78    i++;
79  }
80
81  //read from channel
82  void read( ){
83    int j;
84    sc_time t(10, SC_NS);
85    next_trigger(t);
86    j = data;
87    cout <<"simulation time" << ":" << sc_time_stamp();
88    cout<<"    reading "<<j<<" from channel" << endl;
89  }
90
91  private:
92  int data;
93
94};
95
96//source module
97SC_MODULE(mod_a)
98{
99  sc_port<write_if> out;
100
101  void write( )
102  {
103    out->write();
104  }
105
106  SC_CTOR( mod_a ){
107
108    SC_METHOD(write);
109  }
110};
111
112//sink module
113SC_MODULE(mod_b)
114{
115  sc_port<read_if> input;
116  int i;
117
118  void read( )
119  {
120   input->read();
121  }
122
123  SC_CTOR( mod_b ){
124
125    SC_METHOD(read);
126  }
127};
128
129
130int sc_main(int, char*[] )
131{
132  channel a("a");
133  mod_a modul_a("modul_a");
134  mod_b modul_b("modul_b");
135  modul_a.out(a);
136  modul_b.input(a);
137
138  sc_start(70, SC_NS);
139  return 0 ;
140}
141