System.py revision 10282
14486Sbinkertn@umich.edu# Copyright (c) 2005-2007 The Regents of The University of Michigan
27897Shestness@cs.utexas.edu# Copyright (c) 2011 Regents of the University of California
34486Sbinkertn@umich.edu# All rights reserved.
44486Sbinkertn@umich.edu#
54486Sbinkertn@umich.edu# Redistribution and use in source and binary forms, with or without
64486Sbinkertn@umich.edu# modification, are permitted provided that the following conditions are
74486Sbinkertn@umich.edu# met: redistributions of source code must retain the above copyright
84486Sbinkertn@umich.edu# notice, this list of conditions and the following disclaimer;
94486Sbinkertn@umich.edu# redistributions in binary form must reproduce the above copyright
104486Sbinkertn@umich.edu# notice, this list of conditions and the following disclaimer in the
114486Sbinkertn@umich.edu# documentation and/or other materials provided with the distribution;
124486Sbinkertn@umich.edu# neither the name of the copyright holders nor the names of its
134486Sbinkertn@umich.edu# contributors may be used to endorse or promote products derived from
144486Sbinkertn@umich.edu# this software without specific prior written permission.
154486Sbinkertn@umich.edu#
164486Sbinkertn@umich.edu# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
174486Sbinkertn@umich.edu# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
184486Sbinkertn@umich.edu# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
194486Sbinkertn@umich.edu# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
204486Sbinkertn@umich.edu# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
214486Sbinkertn@umich.edu# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
224486Sbinkertn@umich.edu# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
234486Sbinkertn@umich.edu# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
244486Sbinkertn@umich.edu# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
254486Sbinkertn@umich.edu# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
264486Sbinkertn@umich.edu# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
274486Sbinkertn@umich.edu#
284486Sbinkertn@umich.edu# Authors: Nathan Binkert
297897Shestness@cs.utexas.edu#          Rick Strong
304486Sbinkertn@umich.edu
313102SN/Afrom m5.SimObject import SimObject
326654Snate@binkert.orgfrom m5.defines import buildEnv
333102SN/Afrom m5.params import *
343102SN/Afrom m5.proxy import *
356654Snate@binkert.org
3610249Sstephan.diestelhorst@arm.comfrom DVFSHandler import *
378931Sandreas.hansson@arm.comfrom SimpleMemory import *
382212SN/A
399524SAndreas.Sandberg@ARM.comclass MemoryMode(Enum): vals = ['invalid', 'atomic', 'timing',
409524SAndreas.Sandberg@ARM.com                                'atomic_noncaching']
412902SN/A
428703Sandreas.hansson@arm.comclass System(MemObject):
431783SN/A    type = 'System'
449338SAndreas.Sandberg@arm.com    cxx_header = "sim/system.hh"
458839Sandreas.hansson@arm.com    system_port = MasterPort("System port")
467673Snate@binkert.org
477673Snate@binkert.org    @classmethod
488597Ssteve.reinhardt@amd.com    def export_method_cxx_predecls(cls, code):
498597Ssteve.reinhardt@amd.com        code('#include "sim/system.hh"')
508597Ssteve.reinhardt@amd.com
518597Ssteve.reinhardt@amd.com    @classmethod
528597Ssteve.reinhardt@amd.com    def export_methods(cls, code):
538597Ssteve.reinhardt@amd.com        code('''
549524SAndreas.Sandberg@ARM.com      Enums::MemoryMode getMemoryMode() const;
558597Ssteve.reinhardt@amd.com      void setMemoryMode(Enums::MemoryMode mode);
568597Ssteve.reinhardt@amd.com''')
574859Snate@binkert.org
588931Sandreas.hansson@arm.com    memories = VectorParam.AbstractMemory(Self.all,
598931Sandreas.hansson@arm.com                                          "All memories in the system")
602902SN/A    mem_mode = Param.MemoryMode('atomic', "The mode the memory system is in")
619408Sandreas.hansson@arm.com
629408Sandreas.hansson@arm.com    # The memory ranges are to be populated when creating the system
639408Sandreas.hansson@arm.com    # such that these can be passed from the I/O subsystem through an
649408Sandreas.hansson@arm.com    # I/O bridge or cache
659408Sandreas.hansson@arm.com    mem_ranges = VectorParam.AddrRange([], "Ranges that constitute main memory")
669408Sandreas.hansson@arm.com
679814Sandreas.hansson@arm.com    cache_line_size = Param.Unsigned(64, "Cache line size in bytes")
689814Sandreas.hansson@arm.com
697914SBrad.Beckmann@amd.com    work_item_id = Param.Int(-1, "specific work item id")
708666SPrakash.Ramrakhyani@arm.com    num_work_ids = Param.Int(16, "Number of distinct work item types")
717914SBrad.Beckmann@amd.com    work_begin_cpu_id_exit = Param.Int(-1,
727914SBrad.Beckmann@amd.com        "work started on specific id, now exit simulation")
737914SBrad.Beckmann@amd.com    work_begin_ckpt_count = Param.Counter(0,
747914SBrad.Beckmann@amd.com        "create checkpoint when work items begin count value is reached")
757914SBrad.Beckmann@amd.com    work_begin_exit_count = Param.Counter(0,
767914SBrad.Beckmann@amd.com        "exit simulation when work items begin count value is reached")
777914SBrad.Beckmann@amd.com    work_end_ckpt_count = Param.Counter(0,
787914SBrad.Beckmann@amd.com        "create checkpoint when work items end count value is reached")
797914SBrad.Beckmann@amd.com    work_end_exit_count = Param.Counter(0,
807914SBrad.Beckmann@amd.com        "exit simulation when work items end count value is reached")
817914SBrad.Beckmann@amd.com    work_cpus_ckpt_count = Param.Counter(0,
827914SBrad.Beckmann@amd.com        "create checkpoint when active cpu count value is reached")
837914SBrad.Beckmann@amd.com
848769Sgblack@eecs.umich.edu    init_param = Param.UInt64(0, "numerical value to pass into simulator")
858769Sgblack@eecs.umich.edu    boot_osflags = Param.String("a", "boot flags to pass to the kernel")
868769Sgblack@eecs.umich.edu    kernel = Param.String("", "file that contains the kernel code")
8710282Sdam.sunwoo@arm.com    kernel_addr_check = Param.Bool(True,
8810282Sdam.sunwoo@arm.com        "whether to address check on kernel (disable for baremetal)")
898769Sgblack@eecs.umich.edu    readfile = Param.String("", "file to read startup script from")
908769Sgblack@eecs.umich.edu    symbolfile = Param.String("", "file to get the symbols from")
918769Sgblack@eecs.umich.edu    load_addr_mask = Param.UInt64(0xffffffffff,
9210037SARM gem5 Developers            "Address to mask loading binaries with")
9310037SARM gem5 Developers    load_offset = Param.UInt64(0, "Address to offset loading binaries with")
9410249Sstephan.diestelhorst@arm.com
9510249Sstephan.diestelhorst@arm.com    # Dynamic voltage and frequency handler for the system, disabled by default
9610249Sstephan.diestelhorst@arm.com    # Provide list of domains that need to be controlled by the handler
9710249Sstephan.diestelhorst@arm.com    dvfs_handler = DVFSHandler()
98