smmu_v3_ports.hh revision 14039
114039Sstacze01@arm.com/* 214039Sstacze01@arm.com * Copyright (c) 2013, 2018-2019 ARM Limited 314039Sstacze01@arm.com * All rights reserved 414039Sstacze01@arm.com * 514039Sstacze01@arm.com * The license below extends only to copyright in the software and shall 614039Sstacze01@arm.com * not be construed as granting a license to any other intellectual 714039Sstacze01@arm.com * property including but not limited to intellectual property relating 814039Sstacze01@arm.com * to a hardware implementation of the functionality of the software 914039Sstacze01@arm.com * licensed hereunder. You may use the software subject to the license 1014039Sstacze01@arm.com * terms below provided that you ensure that this notice is replicated 1114039Sstacze01@arm.com * unmodified and in its entirety in all distributions of the software, 1214039Sstacze01@arm.com * modified or unmodified, in source code or in binary form. 1314039Sstacze01@arm.com * 1414039Sstacze01@arm.com * Redistribution and use in source and binary forms, with or without 1514039Sstacze01@arm.com * modification, are permitted provided that the following conditions are 1614039Sstacze01@arm.com * met: redistributions of source code must retain the above copyright 1714039Sstacze01@arm.com * notice, this list of conditions and the following disclaimer; 1814039Sstacze01@arm.com * redistributions in binary form must reproduce the above copyright 1914039Sstacze01@arm.com * notice, this list of conditions and the following disclaimer in the 2014039Sstacze01@arm.com * documentation and/or other materials provided with the distribution; 2114039Sstacze01@arm.com * neither the name of the copyright holders nor the names of its 2214039Sstacze01@arm.com * contributors may be used to endorse or promote products derived from 2314039Sstacze01@arm.com * this software without specific prior written permission. 2414039Sstacze01@arm.com * 2514039Sstacze01@arm.com * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 2614039Sstacze01@arm.com * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 2714039Sstacze01@arm.com * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 2814039Sstacze01@arm.com * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 2914039Sstacze01@arm.com * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 3014039Sstacze01@arm.com * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 3114039Sstacze01@arm.com * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 3214039Sstacze01@arm.com * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 3314039Sstacze01@arm.com * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 3414039Sstacze01@arm.com * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 3514039Sstacze01@arm.com * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 3614039Sstacze01@arm.com * 3714039Sstacze01@arm.com * Authors: Stan Czerniawski 3814039Sstacze01@arm.com */ 3914039Sstacze01@arm.com 4014039Sstacze01@arm.com#ifndef __DEV_ARM_SMMU_V3_PORTS_HH__ 4114039Sstacze01@arm.com#define __DEV_ARM_SMMU_V3_PORTS_HH__ 4214039Sstacze01@arm.com 4314039Sstacze01@arm.com#include "mem/qport.hh" 4414039Sstacze01@arm.com#include "mem/tport.hh" 4514039Sstacze01@arm.com 4614039Sstacze01@arm.comclass SMMUv3; 4714039Sstacze01@arm.comclass SMMUv3SlaveInterface; 4814039Sstacze01@arm.com 4914039Sstacze01@arm.comclass SMMUMasterPort : public MasterPort 5014039Sstacze01@arm.com{ 5114039Sstacze01@arm.com protected: 5214039Sstacze01@arm.com SMMUv3 &smmu; 5314039Sstacze01@arm.com 5414039Sstacze01@arm.com virtual bool recvTimingResp(PacketPtr pkt); 5514039Sstacze01@arm.com virtual void recvReqRetry(); 5614039Sstacze01@arm.com 5714039Sstacze01@arm.com public: 5814039Sstacze01@arm.com SMMUMasterPort(const std::string &_name, SMMUv3 &_smmu); 5914039Sstacze01@arm.com virtual ~SMMUMasterPort() {} 6014039Sstacze01@arm.com}; 6114039Sstacze01@arm.com 6214039Sstacze01@arm.com// Separate master port to send MMU initiated requests on 6314039Sstacze01@arm.comclass SMMUMasterTableWalkPort : public MasterPort 6414039Sstacze01@arm.com{ 6514039Sstacze01@arm.com protected: 6614039Sstacze01@arm.com SMMUv3 &smmu; 6714039Sstacze01@arm.com 6814039Sstacze01@arm.com virtual bool recvTimingResp(PacketPtr pkt); 6914039Sstacze01@arm.com virtual void recvReqRetry(); 7014039Sstacze01@arm.com 7114039Sstacze01@arm.com public: 7214039Sstacze01@arm.com SMMUMasterTableWalkPort(const std::string &_name, SMMUv3 &_smmu); 7314039Sstacze01@arm.com virtual ~SMMUMasterTableWalkPort() {} 7414039Sstacze01@arm.com}; 7514039Sstacze01@arm.com 7614039Sstacze01@arm.comclass SMMUSlavePort : public QueuedSlavePort 7714039Sstacze01@arm.com{ 7814039Sstacze01@arm.com protected: 7914039Sstacze01@arm.com SMMUv3SlaveInterface &ifc; 8014039Sstacze01@arm.com RespPacketQueue respQueue; 8114039Sstacze01@arm.com 8214039Sstacze01@arm.com virtual void recvFunctional(PacketPtr pkt); 8314039Sstacze01@arm.com virtual Tick recvAtomic(PacketPtr pkt); 8414039Sstacze01@arm.com virtual bool recvTimingReq(PacketPtr pkt); 8514039Sstacze01@arm.com 8614039Sstacze01@arm.com public: 8714039Sstacze01@arm.com SMMUSlavePort(const std::string &_name, 8814039Sstacze01@arm.com SMMUv3SlaveInterface &_ifc, 8914039Sstacze01@arm.com PortID _id = InvalidPortID); 9014039Sstacze01@arm.com virtual ~SMMUSlavePort() {} 9114039Sstacze01@arm.com 9214039Sstacze01@arm.com virtual AddrRangeList getAddrRanges() const 9314039Sstacze01@arm.com { return AddrRangeList { AddrRange(0, UINT64_MAX) }; } 9414039Sstacze01@arm.com}; 9514039Sstacze01@arm.com 9614039Sstacze01@arm.comclass SMMUControlPort : public SimpleTimingPort 9714039Sstacze01@arm.com{ 9814039Sstacze01@arm.com protected: 9914039Sstacze01@arm.com SMMUv3 &smmu; 10014039Sstacze01@arm.com AddrRange addrRange; 10114039Sstacze01@arm.com 10214039Sstacze01@arm.com virtual Tick recvAtomic(PacketPtr pkt); 10314039Sstacze01@arm.com virtual AddrRangeList getAddrRanges() const; 10414039Sstacze01@arm.com 10514039Sstacze01@arm.com public: 10614039Sstacze01@arm.com SMMUControlPort(const std::string &_name, SMMUv3 &_smmu, 10714039Sstacze01@arm.com AddrRange _addrRange); 10814039Sstacze01@arm.com virtual ~SMMUControlPort() {} 10914039Sstacze01@arm.com}; 11014039Sstacze01@arm.com 11114039Sstacze01@arm.comclass SMMUATSMasterPort : public QueuedMasterPort 11214039Sstacze01@arm.com{ 11314039Sstacze01@arm.com protected: 11414039Sstacze01@arm.com SMMUv3SlaveInterface &ifc; 11514039Sstacze01@arm.com ReqPacketQueue reqQueue; 11614039Sstacze01@arm.com SnoopRespPacketQueue snoopRespQueue; 11714039Sstacze01@arm.com 11814039Sstacze01@arm.com virtual bool recvTimingResp(PacketPtr pkt); 11914039Sstacze01@arm.com 12014039Sstacze01@arm.com public: 12114039Sstacze01@arm.com SMMUATSMasterPort(const std::string &_name, SMMUv3SlaveInterface &_ifc); 12214039Sstacze01@arm.com virtual ~SMMUATSMasterPort() {} 12314039Sstacze01@arm.com}; 12414039Sstacze01@arm.com 12514039Sstacze01@arm.comclass SMMUATSSlavePort : public QueuedSlavePort 12614039Sstacze01@arm.com{ 12714039Sstacze01@arm.com protected: 12814039Sstacze01@arm.com SMMUv3SlaveInterface &ifc; 12914039Sstacze01@arm.com RespPacketQueue respQueue; 13014039Sstacze01@arm.com 13114039Sstacze01@arm.com virtual void recvFunctional(PacketPtr pkt); 13214039Sstacze01@arm.com virtual Tick recvAtomic(PacketPtr pkt); 13314039Sstacze01@arm.com virtual bool recvTimingReq(PacketPtr pkt); 13414039Sstacze01@arm.com 13514039Sstacze01@arm.com virtual AddrRangeList getAddrRanges() const 13614039Sstacze01@arm.com { return AddrRangeList(); } 13714039Sstacze01@arm.com 13814039Sstacze01@arm.com public: 13914039Sstacze01@arm.com SMMUATSSlavePort(const std::string &_name, SMMUv3SlaveInterface &_ifc); 14014039Sstacze01@arm.com virtual ~SMMUATSSlavePort() {} 14114039Sstacze01@arm.com}; 14214039Sstacze01@arm.com 14314039Sstacze01@arm.com#endif /* __DEV_ARM_SMMU_V3_PORTS_HH__ */ 144