110802Srene.dejong@arm.com# Copyright (c) 2013-2015 ARM Limited 210802Srene.dejong@arm.com# All rights reserved. 310802Srene.dejong@arm.com# 410802Srene.dejong@arm.com# The license below extends only to copyright in the software and shall 510802Srene.dejong@arm.com# not be construed as granting a license to any other intellectual 610802Srene.dejong@arm.com# property including but not limited to intellectual property relating 710802Srene.dejong@arm.com# to a hardware implementation of the functionality of the software 810802Srene.dejong@arm.com# licensed hereunder. You may use the software subject to the license 910802Srene.dejong@arm.com# terms below provided that you ensure that this notice is replicated 1010802Srene.dejong@arm.com# unmodified and in its entirety in all distributions of the software, 1110802Srene.dejong@arm.com# modified or unmodified, in source code or in binary form. 1210802Srene.dejong@arm.com# 1310802Srene.dejong@arm.com# Redistribution and use in source and binary forms, with or without 1410802Srene.dejong@arm.com# modification, are permitted provided that the following conditions are 1510802Srene.dejong@arm.com# met: redistributions of source code must retain the above copyright 1610802Srene.dejong@arm.com# notice, this list of conditions and the following disclaimer; 1710802Srene.dejong@arm.com# redistributions in binary form must reproduce the above copyright 1810802Srene.dejong@arm.com# notice, this list of conditions and the following disclaimer in the 1910802Srene.dejong@arm.com# documentation and/or other materials provided with the distribution; 2010802Srene.dejong@arm.com# neither the name of the copyright holders nor the names of its 2110802Srene.dejong@arm.com# contributors may be used to endorse or promote products derived from 2210802Srene.dejong@arm.com# this software without specific prior written permission. 2310802Srene.dejong@arm.com# 2410802Srene.dejong@arm.com# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 2510802Srene.dejong@arm.com# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 2610802Srene.dejong@arm.com# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 2710802Srene.dejong@arm.com# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 2810802Srene.dejong@arm.com# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 2910802Srene.dejong@arm.com# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 3010802Srene.dejong@arm.com# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 3110802Srene.dejong@arm.com# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 3210802Srene.dejong@arm.com# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 3310802Srene.dejong@arm.com# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 3410802Srene.dejong@arm.com# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 3510802Srene.dejong@arm.com# 3610802Srene.dejong@arm.com# Authors: Rene de Jong 3710802Srene.dejong@arm.com# 3810802Srene.dejong@arm.comimport sys 3910802Srene.dejong@arm.comfrom m5.params import * 4010802Srene.dejong@arm.comfrom m5.proxy import * 4113665Sandreas.sandberg@arm.comfrom m5.objects.Device import DmaDevice 4213665Sandreas.sandberg@arm.comfrom m5.objects.AbstractNVM import * 4310802Srene.dejong@arm.com 4410802Srene.dejong@arm.comclass UFSHostDevice(DmaDevice): 4510802Srene.dejong@arm.com type = 'UFSHostDevice' 4610802Srene.dejong@arm.com cxx_header = "dev/arm/ufs_device.hh" 4710802Srene.dejong@arm.com pio_addr = Param.Addr("Address for SCSI configuration slave interface") 4810802Srene.dejong@arm.com pio_latency = Param.Latency("10ns", "Time between action and write/read \ 4910802Srene.dejong@arm.com result by AMBA DMA Device") 5010802Srene.dejong@arm.com gic = Param.BaseGic(Parent.any, "Gic to use for interrupting") 5110802Srene.dejong@arm.com int_num = Param.UInt32("Interrupt number that connects to GIC") 5210802Srene.dejong@arm.com img_blk_size = Param.UInt32(512, "Size of one image block in bytes") 5310802Srene.dejong@arm.com # Every image that is added to the vector will generate a new logic unit 5410802Srene.dejong@arm.com # in the UFS device; Theoretically (when using the driver from Linux 5510802Srene.dejong@arm.com # kernel 3.9 onwards), this can be as many as eigth. Up to two have been 5610802Srene.dejong@arm.com # tested. 5710802Srene.dejong@arm.com image = VectorParam.DiskImage("Disk images") 5810802Srene.dejong@arm.com # Every logic unit can have its own flash dimensions. So the number of 5910802Srene.dejong@arm.com # images that have been provided in the image vector, should be equal to 6010802Srene.dejong@arm.com # the number of flash objects that are created. Each logic unit can have 6110802Srene.dejong@arm.com # its own flash dimensions; to allow the system to define a hetrogeneous 6210802Srene.dejong@arm.com # storage system. 6310802Srene.dejong@arm.com internalflash = VectorParam.AbstractNVM("Describes the internal flash") 6410802Srene.dejong@arm.com ufs_slots = Param.UInt32(32, "Number of commands that can be queued in \ 6510802Srene.dejong@arm.com the Host controller (min: 1, max: 32)") 6610802Srene.dejong@arm.com 67