16145SN/A/*
26386SN/A * Copyright (c) 1999-2008 Mark D. Hill and David A. Wood
37553SN/A * Copyright (c) 2009-2010 Advanced Micro Devices, Inc.
46386SN/A * All rights reserved.
56386SN/A *
66386SN/A * Redistribution and use in source and binary forms, with or without
76386SN/A * modification, are permitted provided that the following conditions are
86386SN/A * met: redistributions of source code must retain the above copyright
96386SN/A * notice, this list of conditions and the following disclaimer;
106386SN/A * redistributions in binary form must reproduce the above copyright
116386SN/A * notice, this list of conditions and the following disclaimer in the
126386SN/A * documentation and/or other materials provided with the distribution;
136386SN/A * neither the name of the copyright holders nor the names of its
146386SN/A * contributors may be used to endorse or promote products derived from
156386SN/A * this software without specific prior written permission.
166386SN/A *
176386SN/A * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
186386SN/A * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
196386SN/A * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
206386SN/A * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
216386SN/A * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
226386SN/A * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
236386SN/A * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
246386SN/A * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
256386SN/A * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
266386SN/A * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
276386SN/A * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
286386SN/A */
296145SN/A
3011793Sbrandon.potter@amd.com#include "cpu/testers/directedtest/InvalidateGenerator.hh"
3111793Sbrandon.potter@amd.com
3211800Sbrandon.potter@amd.com#include "base/trace.hh"
337632SBrad.Beckmann@amd.com#include "cpu/testers/directedtest/DirectedGenerator.hh"
348229Snate@binkert.org#include "cpu/testers/directedtest/RubyDirectedTester.hh"
358232Snate@binkert.org#include "debug/DirectedTest.hh"
366145SN/A
377553SN/AInvalidateGenerator::InvalidateGenerator(const Params *p)
387553SN/A    : DirectedGenerator(p)
396145SN/A{
407553SN/A    //
417553SN/A    // First, issue loads to bring the block into S state
427553SN/A    //
437553SN/A    m_status = InvalidateGeneratorStatus_Load_Waiting;
447553SN/A    m_active_read_node = 0;
457553SN/A    m_active_inv_node = 0;
467553SN/A    m_address = 0x0;
477553SN/A    m_addr_increment_size = p->addr_increment_size;
486145SN/A}
496145SN/A
507553SN/AInvalidateGenerator::~InvalidateGenerator()
516145SN/A{
526145SN/A}
536145SN/A
547553SN/Abool
557553SN/AInvalidateGenerator::initiate()
566145SN/A{
578950Sandreas.hansson@arm.com    MasterPort* port;
587553SN/A    Request::Flags flags;
597553SN/A    PacketPtr pkt;
607553SN/A    Packet::Command cmd;
616145SN/A
627553SN/A    // For simplicity, requests are assumed to be 1 byte-sized
6312749Sgiacomo.travaglini@arm.com    RequestPtr req = std::make_shared<Request>(m_address, 1, flags, masterId);
647553SN/A
657553SN/A    //
667553SN/A    // Based on the current state, issue a load or a store
677553SN/A    //
687553SN/A    if (m_status == InvalidateGeneratorStatus_Load_Waiting) {
697553SN/A        DPRINTF(DirectedTest, "initiating read\n");
707553SN/A        cmd = MemCmd::ReadReq;
718950Sandreas.hansson@arm.com        port = m_directed_tester->getCpuPort(m_active_read_node);
728949Sandreas.hansson@arm.com        pkt = new Packet(req, cmd);
737553SN/A    } else if (m_status == InvalidateGeneratorStatus_Inv_Waiting) {
747553SN/A        DPRINTF(DirectedTest, "initiating invalidating write\n");
757553SN/A        cmd = MemCmd::WriteReq;
768950Sandreas.hansson@arm.com        port = m_directed_tester->getCpuPort(m_active_inv_node);
778949Sandreas.hansson@arm.com        pkt = new Packet(req, cmd);
787553SN/A    } else {
797553SN/A        panic("initiate was unexpectedly called\n");
806145SN/A    }
8110566Sandreas.hansson@arm.com    pkt->allocate();
826145SN/A
838975Sandreas.hansson@arm.com    if (port->sendTimingReq(pkt)) {
847553SN/A        DPRINTF(DirectedTest, "initiating request - successful\n");
857553SN/A        if (m_status == InvalidateGeneratorStatus_Load_Waiting) {
867553SN/A            m_status = InvalidateGeneratorStatus_Load_Pending;
877553SN/A        } else {
887553SN/A            m_status = InvalidateGeneratorStatus_Inv_Pending;
897553SN/A        }
907553SN/A        return true;
917553SN/A    } else {
927553SN/A        // If the packet did not issue, must delete
937553SN/A        // Note: No need to delete the data, the packet destructor
947553SN/A        // will delete it
957553SN/A        delete pkt;
967553SN/A
977553SN/A        DPRINTF(DirectedTest, "failed to issue request - sequencer not ready\n");
987553SN/A        return false;
997553SN/A    }
1006145SN/A}
1016145SN/A
10211320Ssteve.reinhardt@amd.comvoid
1038655Sandreas.hansson@arm.comInvalidateGenerator::performCallback(uint32_t proc, Addr address)
1046145SN/A{
10511320Ssteve.reinhardt@amd.com    assert(m_address == address);
1066145SN/A
1077553SN/A    if (m_status == InvalidateGeneratorStatus_Load_Pending) {
1087553SN/A        assert(m_active_read_node == proc);
1097553SN/A        m_active_read_node++;
1107553SN/A        //
1117553SN/A        // Once all cpus have the block in S state, issue the invalidate
1127553SN/A        //
1137553SN/A        if (m_active_read_node == m_num_cpus) {
1147553SN/A            m_status = InvalidateGeneratorStatus_Inv_Waiting;
1157553SN/A            m_active_read_node = 0;
1167553SN/A        } else {
1177553SN/A            m_status = InvalidateGeneratorStatus_Load_Waiting;
1187553SN/A        }
1197553SN/A    } else if (m_status == InvalidateGeneratorStatus_Inv_Pending) {
1207553SN/A        assert(m_active_inv_node == proc);
1217553SN/A        m_active_inv_node++;
1227553SN/A        if (m_active_inv_node == m_num_cpus) {
1237553SN/A            m_address += m_addr_increment_size;
1247553SN/A            m_active_inv_node = 0;
1257553SN/A        }
1267553SN/A        //
1277553SN/A        // Invalidate completed, send that info to the tester and restart
1287553SN/A        // the cycle
1297553SN/A        //
1307553SN/A        m_directed_tester->incrementCycleCompletions();
1317553SN/A        m_status = InvalidateGeneratorStatus_Load_Waiting;
13211320Ssteve.reinhardt@amd.com    }
13311320Ssteve.reinhardt@amd.com
1346145SN/A}
1356145SN/A
1367553SN/AInvalidateGenerator *
1377553SN/AInvalidateGeneratorParams::create()
1386145SN/A{
1397553SN/A    return new InvalidateGenerator(this);
1406145SN/A}
141