SConscript revision 8541
12155SN/A# -*- mode:python -*-
22155SN/A
32155SN/A# Copyright (c) 2006 The Regents of The University of Michigan
42155SN/A# All rights reserved.
52155SN/A#
62155SN/A# Redistribution and use in source and binary forms, with or without
72155SN/A# modification, are permitted provided that the following conditions are
82155SN/A# met: redistributions of source code must retain the above copyright
92155SN/A# notice, this list of conditions and the following disclaimer;
102155SN/A# redistributions in binary form must reproduce the above copyright
112155SN/A# notice, this list of conditions and the following disclaimer in the
122155SN/A# documentation and/or other materials provided with the distribution;
132155SN/A# neither the name of the copyright holders nor the names of its
142155SN/A# contributors may be used to endorse or promote products derived from
152155SN/A# this software without specific prior written permission.
162155SN/A#
172155SN/A# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
182155SN/A# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
192155SN/A# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
202155SN/A# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
212155SN/A# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
222155SN/A# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
232155SN/A# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
242155SN/A# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
252155SN/A# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
262155SN/A# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
272155SN/A# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
282665Ssaidi@eecs.umich.edu#
292665Ssaidi@eecs.umich.edu# Authors: Steve Reinhardt
302155SN/A
314202Sbinkertn@umich.eduImport('*')
322155SN/A
337768SAli.Saidi@ARM.comif env['TARGET_ISA'] == 'no':
347768SAli.Saidi@ARM.com    Return()
357768SAli.Saidi@ARM.com
362178SN/A#################################################################
372178SN/A#
382178SN/A# Generate StaticInst execute() method signatures.
392178SN/A#
402178SN/A# There must be one signature for each CPU model compiled in.
412178SN/A# Since the set of compiled-in models is flexible, we generate a
422178SN/A# header containing the appropriate set of signatures on the fly.
432178SN/A#
442178SN/A#################################################################
452178SN/A
462178SN/A# Template for execute() signature.
472155SN/Aexec_sig_template = '''
485865Sksewell@umich.eduvirtual Fault execute(%(type)s *xc, Trace::InstRecord *traceData) const = 0;
496181Sksewell@umich.eduvirtual Fault eaComp(%(type)s *xc, Trace::InstRecord *traceData) const
506181Sksewell@umich.edu{ panic("eaComp not defined!"); M5_DUMMY_RETURN };
515865Sksewell@umich.eduvirtual Fault initiateAcc(%(type)s *xc, Trace::InstRecord *traceData) const
523918Ssaidi@eecs.umich.edu{ panic("initiateAcc not defined!"); M5_DUMMY_RETURN };
535865Sksewell@umich.eduvirtual Fault completeAcc(Packet *pkt, %(type)s *xc,
542623SN/A                          Trace::InstRecord *traceData) const
553918Ssaidi@eecs.umich.edu{ panic("completeAcc not defined!"); M5_DUMMY_RETURN };
562155SN/A'''
572155SN/A
582292SN/Amem_ini_sig_template = '''
596181Sksewell@umich.eduvirtual Fault eaComp(%(type)s *xc, Trace::InstRecord *traceData) const
606181Sksewell@umich.edu{ panic("eaComp not defined!"); M5_DUMMY_RETURN };
613918Ssaidi@eecs.umich.eduvirtual Fault initiateAcc(%s *xc, Trace::InstRecord *traceData) const { panic("Not defined!"); M5_DUMMY_RETURN };
622292SN/A'''
632292SN/A
642292SN/Amem_comp_sig_template = '''
653918Ssaidi@eecs.umich.eduvirtual Fault completeAcc(uint8_t *data, %s *xc, Trace::InstRecord *traceData) const { panic("Not defined!"); return NoFault; M5_DUMMY_RETURN };
662292SN/A'''
672292SN/A
682766Sktlim@umich.edu# Generate a temporary CPU list, including the CheckerCPU if
692766Sktlim@umich.edu# it's enabled.  This isn't used for anything else other than StaticInst
702766Sktlim@umich.edu# headers.
712921Sktlim@umich.edutemp_cpu_list = env['CPU_MODELS'][:]
722921Sktlim@umich.edu
732766Sktlim@umich.eduif env['USE_CHECKER']:
742766Sktlim@umich.edu    temp_cpu_list.append('CheckerCPU')
755529Snate@binkert.org    SimObject('CheckerCPU.py')
762766Sktlim@umich.edu
774762Snate@binkert.org# Generate header.
782155SN/Adef gen_cpu_exec_signatures(target, source, env):
792155SN/A    f = open(str(target[0]), 'w')
802155SN/A    print >> f, '''
812155SN/A#ifndef __CPU_STATIC_INST_EXEC_SIGS_HH__
822155SN/A#define __CPU_STATIC_INST_EXEC_SIGS_HH__
832155SN/A'''
842766Sktlim@umich.edu    for cpu in temp_cpu_list:
852155SN/A        xc_type = CpuModel.dict[cpu].strings['CPU_exec_context']
865865Sksewell@umich.edu        print >> f, exec_sig_template % { 'type' : xc_type }
872155SN/A    print >> f, '''
882155SN/A#endif  // __CPU_STATIC_INST_EXEC_SIGS_HH__
892155SN/A'''
902155SN/A
912178SN/A# Generate string that gets printed when header is rebuilt
922178SN/Adef gen_sigs_string(target, source, env):
937756SAli.Saidi@ARM.com    return " [GENERATE] static_inst_exec_sigs.hh: " \
942766Sktlim@umich.edu           + ', '.join(temp_cpu_list)
952178SN/A
962178SN/A# Add command to generate header to environment.
976994Snate@binkert.orgenv.Command('static_inst_exec_sigs.hh', (),
982178SN/A            Action(gen_cpu_exec_signatures, gen_sigs_string,
992766Sktlim@umich.edu                   varlist = temp_cpu_list))
1002766Sktlim@umich.edu
1012766Sktlim@umich.eduenv.Depends('static_inst_exec_sigs.hh', Value(env['USE_CHECKER']))
1022788Sktlim@umich.eduenv.Depends('static_inst_exec_sigs.hh', Value(env['CPU_MODELS']))
1032178SN/A
1042733Sktlim@umich.edu# List of suppported CPUs by the Checker.  Errors out if USE_CHECKER=True
1052733Sktlim@umich.edu# and one of these are not being used.
1062817Sksewell@umich.eduCheckerSupportedCPUList = ['O3CPU', 'OzoneCPU']
1072733Sktlim@umich.edu
1084486Sbinkertn@umich.eduSimObject('BaseCPU.py')
1094486Sbinkertn@umich.eduSimObject('FuncUnit.py')
1104776Sgblack@eecs.umich.eduSimObject('ExeTracer.py')
1114776Sgblack@eecs.umich.eduSimObject('IntelTrace.py')
1126365Sgblack@eecs.umich.eduSimObject('NativeTrace.py')
1134486Sbinkertn@umich.edu
1144202Sbinkertn@umich.eduSource('activity.cc')
1154202Sbinkertn@umich.eduSource('base.cc')
1164202Sbinkertn@umich.eduSource('cpuevent.cc')
1178541Sgblack@eecs.umich.eduSource('decode.cc')
1184202Sbinkertn@umich.eduSource('exetrace.cc')
1194202Sbinkertn@umich.eduSource('func_unit.cc')
1204776Sgblack@eecs.umich.eduSource('inteltrace.cc')
1216365Sgblack@eecs.umich.eduSource('nativetrace.cc')
1224202Sbinkertn@umich.eduSource('pc_event.cc')
1234202Sbinkertn@umich.eduSource('quiesce_event.cc')
1244202Sbinkertn@umich.eduSource('static_inst.cc')
1254202Sbinkertn@umich.eduSource('simple_thread.cc')
1265217Ssaidi@eecs.umich.eduSource('thread_context.cc')
1274202Sbinkertn@umich.eduSource('thread_state.cc')
1282155SN/A
1294202Sbinkertn@umich.eduif env['FULL_SYSTEM']:
1304486Sbinkertn@umich.edu    SimObject('IntrControl.py')
1314486Sbinkertn@umich.edu
1324202Sbinkertn@umich.edu    Source('intr_control.cc')
1334202Sbinkertn@umich.edu    Source('profile.cc')
1342821Sktlim@umich.edu
1354776Sgblack@eecs.umich.edu    if env['TARGET_ISA'] == 'sparc':
1364776Sgblack@eecs.umich.edu        SimObject('LegionTrace.py')
1374776Sgblack@eecs.umich.edu        Source('legiontrace.cc')
1384776Sgblack@eecs.umich.edu
1392766Sktlim@umich.eduif env['USE_CHECKER']:
1404202Sbinkertn@umich.edu    Source('checker/cpu.cc')
1418335Snate@binkert.org    DebugFlag('Checker')
1422733Sktlim@umich.edu    checker_supports = False
1432733Sktlim@umich.edu    for i in CheckerSupportedCPUList:
1442733Sktlim@umich.edu        if i in env['CPU_MODELS']:
1452733Sktlim@umich.edu            checker_supports = True
1462733Sktlim@umich.edu    if not checker_supports:
1472874Sktlim@umich.edu        print "Checker only supports CPU models",
1482874Sktlim@umich.edu        for i in CheckerSupportedCPUList:
1492874Sktlim@umich.edu            print i,
1504202Sbinkertn@umich.edu        print ", please set USE_CHECKER=False or use one of those CPU models"
1512733Sktlim@umich.edu        Exit(1)
1525192Ssaidi@eecs.umich.edu
1538335Snate@binkert.orgDebugFlag('Activity')
1548335Snate@binkert.orgDebugFlag('Commit')
1558335Snate@binkert.orgDebugFlag('Context')
1568335Snate@binkert.orgDebugFlag('Decode')
1578335Snate@binkert.orgDebugFlag('DynInst')
1588335Snate@binkert.orgDebugFlag('ExecEnable')
1598335Snate@binkert.orgDebugFlag('ExecCPSeq')
1608335Snate@binkert.orgDebugFlag('ExecEffAddr')
1618335Snate@binkert.orgDebugFlag('ExecFaulting', 'Trace faulting instructions')
1628335Snate@binkert.orgDebugFlag('ExecFetchSeq')
1638335Snate@binkert.orgDebugFlag('ExecOpClass')
1648335Snate@binkert.orgDebugFlag('ExecRegDelta')
1658335Snate@binkert.orgDebugFlag('ExecResult')
1668335Snate@binkert.orgDebugFlag('ExecSpeculative')
1678335Snate@binkert.orgDebugFlag('ExecSymbol')
1688335Snate@binkert.orgDebugFlag('ExecThread')
1698335Snate@binkert.orgDebugFlag('ExecTicks')
1708335Snate@binkert.orgDebugFlag('ExecMicro')
1718335Snate@binkert.orgDebugFlag('ExecMacro')
1728335Snate@binkert.orgDebugFlag('ExecUser')
1738335Snate@binkert.orgDebugFlag('ExecKernel')
1748335Snate@binkert.orgDebugFlag('ExecAsid')
1758335Snate@binkert.orgDebugFlag('Fetch')
1768335Snate@binkert.orgDebugFlag('IntrControl')
1778471SGiacomo.Gabrielli@arm.comDebugFlag('O3PipeView')
1788335Snate@binkert.orgDebugFlag('PCEvent')
1798335Snate@binkert.orgDebugFlag('Quiesce')
1805192Ssaidi@eecs.umich.edu
1818232Snate@binkert.orgCompoundFlag('ExecAll', [ 'ExecEnable', 'ExecCPSeq', 'ExecEffAddr',
1828232Snate@binkert.org    'ExecFaulting', 'ExecFetchSeq', 'ExecOpClass', 'ExecRegDelta',
1838232Snate@binkert.org    'ExecResult', 'ExecSpeculative', 'ExecSymbol', 'ExecThread',
1848300Schander.sudanthi@arm.com    'ExecTicks', 'ExecMicro', 'ExecMacro', 'ExecUser', 'ExecKernel',
1858300Schander.sudanthi@arm.com    'ExecAsid' ])
1865192Ssaidi@eecs.umich.eduCompoundFlag('Exec', [ 'ExecEnable', 'ExecTicks', 'ExecOpClass', 'ExecThread',
1878300Schander.sudanthi@arm.com    'ExecEffAddr', 'ExecResult', 'ExecSymbol', 'ExecMicro', 'ExecFaulting',
1888300Schander.sudanthi@arm.com    'ExecUser', 'ExecKernel' ])
1896036Sksewell@umich.eduCompoundFlag('ExecNoTicks', [ 'ExecEnable', 'ExecOpClass', 'ExecThread',
1908300Schander.sudanthi@arm.com    'ExecEffAddr', 'ExecResult', 'ExecMicro', 'ExecFaulting',
1918300Schander.sudanthi@arm.com    'ExecUser', 'ExecKernel' ])
192