tlb.cc revision 8646
14997Sgblack@eecs.umich.edu/* 25417Sgblack@eecs.umich.edu * Copyright (c) 2007-2008 The Hewlett-Packard Development Company 34997Sgblack@eecs.umich.edu * All rights reserved. 44997Sgblack@eecs.umich.edu * 57087Snate@binkert.org * The license below extends only to copyright in the software and shall 67087Snate@binkert.org * not be construed as granting a license to any other intellectual 77087Snate@binkert.org * property including but not limited to intellectual property relating 87087Snate@binkert.org * to a hardware implementation of the functionality of the software 97087Snate@binkert.org * licensed hereunder. You may use the software subject to the license 107087Snate@binkert.org * terms below provided that you ensure that this notice is replicated 117087Snate@binkert.org * unmodified and in its entirety in all distributions of the software, 127087Snate@binkert.org * modified or unmodified, in source code or in binary form. 134997Sgblack@eecs.umich.edu * 147087Snate@binkert.org * Redistribution and use in source and binary forms, with or without 157087Snate@binkert.org * modification, are permitted provided that the following conditions are 167087Snate@binkert.org * met: redistributions of source code must retain the above copyright 177087Snate@binkert.org * notice, this list of conditions and the following disclaimer; 187087Snate@binkert.org * redistributions in binary form must reproduce the above copyright 197087Snate@binkert.org * notice, this list of conditions and the following disclaimer in the 207087Snate@binkert.org * documentation and/or other materials provided with the distribution; 217087Snate@binkert.org * neither the name of the copyright holders nor the names of its 224997Sgblack@eecs.umich.edu * contributors may be used to endorse or promote products derived from 237087Snate@binkert.org * this software without specific prior written permission. 244997Sgblack@eecs.umich.edu * 254997Sgblack@eecs.umich.edu * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 264997Sgblack@eecs.umich.edu * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 274997Sgblack@eecs.umich.edu * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 284997Sgblack@eecs.umich.edu * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 294997Sgblack@eecs.umich.edu * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 304997Sgblack@eecs.umich.edu * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 314997Sgblack@eecs.umich.edu * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 324997Sgblack@eecs.umich.edu * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 334997Sgblack@eecs.umich.edu * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 344997Sgblack@eecs.umich.edu * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 354997Sgblack@eecs.umich.edu * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 364997Sgblack@eecs.umich.edu * 374997Sgblack@eecs.umich.edu * Authors: Gabe Black 384997Sgblack@eecs.umich.edu */ 394997Sgblack@eecs.umich.edu 404997Sgblack@eecs.umich.edu#include <cstring> 414997Sgblack@eecs.umich.edu 428229Snate@binkert.org#include "arch/x86/insts/microldstop.hh" 438229Snate@binkert.org#include "arch/x86/regs/misc.hh" 448582Sgblack@eecs.umich.edu#include "arch/x86/regs/msr.hh" 456315Sgblack@eecs.umich.edu#include "arch/x86/faults.hh" 465124Sgblack@eecs.umich.edu#include "arch/x86/pagetable.hh" 475086Sgblack@eecs.umich.edu#include "arch/x86/tlb.hh" 485149Sgblack@eecs.umich.edu#include "arch/x86/x86_traits.hh" 495086Sgblack@eecs.umich.edu#include "base/bitfield.hh" 505086Sgblack@eecs.umich.edu#include "base/trace.hh" 515237Sgblack@eecs.umich.edu#include "config/full_system.hh" 528229Snate@binkert.org#include "cpu/base.hh" 535086Sgblack@eecs.umich.edu#include "cpu/thread_context.hh" 548232Snate@binkert.org#include "debug/TLB.hh" 555086Sgblack@eecs.umich.edu#include "mem/packet_access.hh" 565086Sgblack@eecs.umich.edu#include "mem/request.hh" 575245Sgblack@eecs.umich.edu 585245Sgblack@eecs.umich.edu#if FULL_SYSTEM 595245Sgblack@eecs.umich.edu#include "arch/x86/pagetable_walker.hh" 605895Sgblack@eecs.umich.edu#else 615895Sgblack@eecs.umich.edu#include "mem/page_table.hh" 625895Sgblack@eecs.umich.edu#include "sim/process.hh" 635245Sgblack@eecs.umich.edu#endif 645086Sgblack@eecs.umich.edu 655086Sgblack@eecs.umich.edunamespace X86ISA { 665086Sgblack@eecs.umich.edu 675358Sgblack@eecs.umich.eduTLB::TLB(const Params *p) : BaseTLB(p), configAddress(0), size(p->size) 685124Sgblack@eecs.umich.edu{ 695124Sgblack@eecs.umich.edu tlb = new TlbEntry[size]; 705124Sgblack@eecs.umich.edu std::memset(tlb, 0, sizeof(TlbEntry) * size); 715124Sgblack@eecs.umich.edu 725124Sgblack@eecs.umich.edu for (int x = 0; x < size; x++) 735124Sgblack@eecs.umich.edu freeList.push_back(&tlb[x]); 745124Sgblack@eecs.umich.edu 755237Sgblack@eecs.umich.edu#if FULL_SYSTEM 765245Sgblack@eecs.umich.edu walker = p->walker; 775245Sgblack@eecs.umich.edu walker->setTLB(this); 785245Sgblack@eecs.umich.edu#endif 795236Sgblack@eecs.umich.edu} 805236Sgblack@eecs.umich.edu 815895Sgblack@eecs.umich.eduTlbEntry * 825124Sgblack@eecs.umich.eduTLB::insert(Addr vpn, TlbEntry &entry) 835124Sgblack@eecs.umich.edu{ 845124Sgblack@eecs.umich.edu //TODO Deal with conflicting entries 855124Sgblack@eecs.umich.edu 865124Sgblack@eecs.umich.edu TlbEntry *newEntry = NULL; 875124Sgblack@eecs.umich.edu if (!freeList.empty()) { 885124Sgblack@eecs.umich.edu newEntry = freeList.front(); 895124Sgblack@eecs.umich.edu freeList.pop_front(); 905124Sgblack@eecs.umich.edu } else { 915124Sgblack@eecs.umich.edu newEntry = entryList.back(); 925124Sgblack@eecs.umich.edu entryList.pop_back(); 935124Sgblack@eecs.umich.edu } 945124Sgblack@eecs.umich.edu *newEntry = entry; 955124Sgblack@eecs.umich.edu newEntry->vaddr = vpn; 965124Sgblack@eecs.umich.edu entryList.push_front(newEntry); 975895Sgblack@eecs.umich.edu return newEntry; 985124Sgblack@eecs.umich.edu} 995124Sgblack@eecs.umich.edu 1005360Sgblack@eecs.umich.eduTLB::EntryList::iterator 1015360Sgblack@eecs.umich.eduTLB::lookupIt(Addr va, bool update_lru) 1025124Sgblack@eecs.umich.edu{ 1035124Sgblack@eecs.umich.edu //TODO make this smarter at some point 1045124Sgblack@eecs.umich.edu EntryList::iterator entry; 1055124Sgblack@eecs.umich.edu for (entry = entryList.begin(); entry != entryList.end(); entry++) { 1065124Sgblack@eecs.umich.edu if ((*entry)->vaddr <= va && (*entry)->vaddr + (*entry)->size > va) { 1075124Sgblack@eecs.umich.edu DPRINTF(TLB, "Matched vaddr %#x to entry starting at %#x " 1085124Sgblack@eecs.umich.edu "with size %#x.\n", va, (*entry)->vaddr, (*entry)->size); 1095124Sgblack@eecs.umich.edu if (update_lru) { 1105360Sgblack@eecs.umich.edu entryList.push_front(*entry); 1115124Sgblack@eecs.umich.edu entryList.erase(entry); 1125360Sgblack@eecs.umich.edu entry = entryList.begin(); 1135124Sgblack@eecs.umich.edu } 1145360Sgblack@eecs.umich.edu break; 1155124Sgblack@eecs.umich.edu } 1165124Sgblack@eecs.umich.edu } 1175360Sgblack@eecs.umich.edu return entry; 1185360Sgblack@eecs.umich.edu} 1195360Sgblack@eecs.umich.edu 1205360Sgblack@eecs.umich.eduTlbEntry * 1215360Sgblack@eecs.umich.eduTLB::lookup(Addr va, bool update_lru) 1225360Sgblack@eecs.umich.edu{ 1235360Sgblack@eecs.umich.edu EntryList::iterator entry = lookupIt(va, update_lru); 1245360Sgblack@eecs.umich.edu if (entry == entryList.end()) 1255360Sgblack@eecs.umich.edu return NULL; 1265360Sgblack@eecs.umich.edu else 1275360Sgblack@eecs.umich.edu return *entry; 1285124Sgblack@eecs.umich.edu} 1295124Sgblack@eecs.umich.edu 1305124Sgblack@eecs.umich.eduvoid 1315124Sgblack@eecs.umich.eduTLB::invalidateAll() 1325124Sgblack@eecs.umich.edu{ 1335242Sgblack@eecs.umich.edu DPRINTF(TLB, "Invalidating all entries.\n"); 1345242Sgblack@eecs.umich.edu while (!entryList.empty()) { 1355242Sgblack@eecs.umich.edu TlbEntry *entry = entryList.front(); 1365242Sgblack@eecs.umich.edu entryList.pop_front(); 1375242Sgblack@eecs.umich.edu freeList.push_back(entry); 1385242Sgblack@eecs.umich.edu } 1395124Sgblack@eecs.umich.edu} 1405124Sgblack@eecs.umich.edu 1415124Sgblack@eecs.umich.eduvoid 1425357Sgblack@eecs.umich.eduTLB::setConfigAddress(uint32_t addr) 1435357Sgblack@eecs.umich.edu{ 1445357Sgblack@eecs.umich.edu configAddress = addr; 1455357Sgblack@eecs.umich.edu} 1465357Sgblack@eecs.umich.edu 1475357Sgblack@eecs.umich.eduvoid 1485124Sgblack@eecs.umich.eduTLB::invalidateNonGlobal() 1495124Sgblack@eecs.umich.edu{ 1505242Sgblack@eecs.umich.edu DPRINTF(TLB, "Invalidating all non global entries.\n"); 1515242Sgblack@eecs.umich.edu EntryList::iterator entryIt; 1525242Sgblack@eecs.umich.edu for (entryIt = entryList.begin(); entryIt != entryList.end();) { 1535242Sgblack@eecs.umich.edu if (!(*entryIt)->global) { 1545242Sgblack@eecs.umich.edu freeList.push_back(*entryIt); 1555242Sgblack@eecs.umich.edu entryList.erase(entryIt++); 1565242Sgblack@eecs.umich.edu } else { 1575242Sgblack@eecs.umich.edu entryIt++; 1585242Sgblack@eecs.umich.edu } 1595242Sgblack@eecs.umich.edu } 1605124Sgblack@eecs.umich.edu} 1615124Sgblack@eecs.umich.edu 1625124Sgblack@eecs.umich.eduvoid 1635358Sgblack@eecs.umich.eduTLB::demapPage(Addr va, uint64_t asn) 1645086Sgblack@eecs.umich.edu{ 1655359Sgblack@eecs.umich.edu EntryList::iterator entry = lookupIt(va, false); 1665359Sgblack@eecs.umich.edu if (entry != entryList.end()) { 1675359Sgblack@eecs.umich.edu freeList.push_back(*entry); 1685359Sgblack@eecs.umich.edu entryList.erase(entry); 1695359Sgblack@eecs.umich.edu } 1705086Sgblack@eecs.umich.edu} 1715086Sgblack@eecs.umich.edu 1725086Sgblack@eecs.umich.eduFault 1736141Sgblack@eecs.umich.eduTLB::translateInt(RequestPtr req, ThreadContext *tc) 1746141Sgblack@eecs.umich.edu{ 1756141Sgblack@eecs.umich.edu DPRINTF(TLB, "Addresses references internal memory.\n"); 1766141Sgblack@eecs.umich.edu Addr vaddr = req->getVaddr(); 1776141Sgblack@eecs.umich.edu Addr prefix = (vaddr >> 3) & IntAddrPrefixMask; 1786141Sgblack@eecs.umich.edu if (prefix == IntAddrPrefixCPUID) { 1796141Sgblack@eecs.umich.edu panic("CPUID memory space not yet implemented!\n"); 1806141Sgblack@eecs.umich.edu } else if (prefix == IntAddrPrefixMSR) { 1818582Sgblack@eecs.umich.edu vaddr = (vaddr >> 3) & ~IntAddrPrefixMask; 1828105Sgblack@eecs.umich.edu req->setFlags(Request::MMAPPED_IPR); 1838582Sgblack@eecs.umich.edu 1848582Sgblack@eecs.umich.edu MiscRegIndex regNum; 1858582Sgblack@eecs.umich.edu if (!msrAddrToIndex(regNum, vaddr)) 1866141Sgblack@eecs.umich.edu return new GeneralProtection(0); 1878582Sgblack@eecs.umich.edu 1886141Sgblack@eecs.umich.edu //The index is multiplied by the size of a MiscReg so that 1896141Sgblack@eecs.umich.edu //any memory dependence calculations will not see these as 1906141Sgblack@eecs.umich.edu //overlapping. 1918582Sgblack@eecs.umich.edu req->setPaddr((Addr)regNum * sizeof(MiscReg)); 1926141Sgblack@eecs.umich.edu return NoFault; 1936141Sgblack@eecs.umich.edu } else if (prefix == IntAddrPrefixIO) { 1946141Sgblack@eecs.umich.edu // TODO If CPL > IOPL or in virtual mode, check the I/O permission 1956141Sgblack@eecs.umich.edu // bitmap in the TSS. 1966141Sgblack@eecs.umich.edu 1976141Sgblack@eecs.umich.edu Addr IOPort = vaddr & ~IntAddrPrefixMask; 1986141Sgblack@eecs.umich.edu // Make sure the address fits in the expected 16 bit IO address 1996141Sgblack@eecs.umich.edu // space. 2006141Sgblack@eecs.umich.edu assert(!(IOPort & ~0xFFFF)); 2016141Sgblack@eecs.umich.edu if (IOPort == 0xCF8 && req->getSize() == 4) { 2028105Sgblack@eecs.umich.edu req->setFlags(Request::MMAPPED_IPR); 2036141Sgblack@eecs.umich.edu req->setPaddr(MISCREG_PCI_CONFIG_ADDRESS * sizeof(MiscReg)); 2046141Sgblack@eecs.umich.edu } else if ((IOPort & ~mask(2)) == 0xCFC) { 2057774Sgblack@eecs.umich.edu req->setFlags(Request::UNCACHEABLE); 2066141Sgblack@eecs.umich.edu Addr configAddress = 2076141Sgblack@eecs.umich.edu tc->readMiscRegNoEffect(MISCREG_PCI_CONFIG_ADDRESS); 2086141Sgblack@eecs.umich.edu if (bits(configAddress, 31, 31)) { 2096141Sgblack@eecs.umich.edu req->setPaddr(PhysAddrPrefixPciConfig | 2106141Sgblack@eecs.umich.edu mbits(configAddress, 30, 2) | 2116141Sgblack@eecs.umich.edu (IOPort & mask(2))); 2128098Sgblack@eecs.umich.edu } else { 2138098Sgblack@eecs.umich.edu req->setPaddr(PhysAddrPrefixIO | IOPort); 2146141Sgblack@eecs.umich.edu } 2156141Sgblack@eecs.umich.edu } else { 2167774Sgblack@eecs.umich.edu req->setFlags(Request::UNCACHEABLE); 2176141Sgblack@eecs.umich.edu req->setPaddr(PhysAddrPrefixIO | IOPort); 2186141Sgblack@eecs.umich.edu } 2196141Sgblack@eecs.umich.edu return NoFault; 2206141Sgblack@eecs.umich.edu } else { 2216141Sgblack@eecs.umich.edu panic("Access to unrecognized internal address space %#x.\n", 2226141Sgblack@eecs.umich.edu prefix); 2236141Sgblack@eecs.umich.edu } 2246141Sgblack@eecs.umich.edu} 2256141Sgblack@eecs.umich.edu 2266141Sgblack@eecs.umich.eduFault 2276023Snate@binkert.orgTLB::translate(RequestPtr req, ThreadContext *tc, Translation *translation, 2286023Snate@binkert.org Mode mode, bool &delayedResponse, bool timing) 2295086Sgblack@eecs.umich.edu{ 2306141Sgblack@eecs.umich.edu uint32_t flags = req->getFlags(); 2316141Sgblack@eecs.umich.edu int seg = flags & SegmentFlagMask; 2326141Sgblack@eecs.umich.edu bool storeCheck = flags & (StoreCheck << FlagShift); 2336141Sgblack@eecs.umich.edu 2348535Sgblack@eecs.umich.edu delayedResponse = false; 2358535Sgblack@eecs.umich.edu 2366141Sgblack@eecs.umich.edu // If this is true, we're dealing with a request to a non-memory address 2376141Sgblack@eecs.umich.edu // space. 2386141Sgblack@eecs.umich.edu if (seg == SEGMENT_REG_MS) { 2396141Sgblack@eecs.umich.edu return translateInt(req, tc); 2406141Sgblack@eecs.umich.edu } 2416141Sgblack@eecs.umich.edu 2425124Sgblack@eecs.umich.edu Addr vaddr = req->getVaddr(); 2435140Sgblack@eecs.umich.edu DPRINTF(TLB, "Translating vaddr %#x.\n", vaddr); 2445140Sgblack@eecs.umich.edu 2456141Sgblack@eecs.umich.edu HandyM5Reg m5Reg = tc->readMiscRegNoEffect(MISCREG_M5_REG); 2465140Sgblack@eecs.umich.edu 2475140Sgblack@eecs.umich.edu // If protected mode has been enabled... 2486141Sgblack@eecs.umich.edu if (m5Reg.prot) { 2495237Sgblack@eecs.umich.edu DPRINTF(TLB, "In protected mode.\n"); 2505140Sgblack@eecs.umich.edu // If we're not in 64-bit mode, do protection/limit checks 2516141Sgblack@eecs.umich.edu if (m5Reg.mode != LongMode) { 2525237Sgblack@eecs.umich.edu DPRINTF(TLB, "Not in long mode. Checking segment protection.\n"); 2535431Sgblack@eecs.umich.edu // Check for a NULL segment selector. 2546059Sgblack@eecs.umich.edu if (!(seg == SEGMENT_REG_TSG || seg == SYS_SEGMENT_REG_IDTR || 2556141Sgblack@eecs.umich.edu seg == SEGMENT_REG_HS || seg == SEGMENT_REG_LS) 2566059Sgblack@eecs.umich.edu && !tc->readMiscRegNoEffect(MISCREG_SEG_SEL(seg))) 2575431Sgblack@eecs.umich.edu return new GeneralProtection(0); 2585433Sgblack@eecs.umich.edu bool expandDown = false; 2595965Sgblack@eecs.umich.edu SegAttr attr = tc->readMiscRegNoEffect(MISCREG_SEG_ATTR(seg)); 2605433Sgblack@eecs.umich.edu if (seg >= SEGMENT_REG_ES && seg <= SEGMENT_REG_HS) { 2616099Sgblack@eecs.umich.edu if (!attr.writable && (mode == Write || storeCheck)) 2625433Sgblack@eecs.umich.edu return new GeneralProtection(0); 2636023Snate@binkert.org if (!attr.readable && mode == Read) 2645433Sgblack@eecs.umich.edu return new GeneralProtection(0); 2655433Sgblack@eecs.umich.edu expandDown = attr.expandDown; 2665965Sgblack@eecs.umich.edu 2675433Sgblack@eecs.umich.edu } 2685140Sgblack@eecs.umich.edu Addr base = tc->readMiscRegNoEffect(MISCREG_SEG_BASE(seg)); 2695140Sgblack@eecs.umich.edu Addr limit = tc->readMiscRegNoEffect(MISCREG_SEG_LIMIT(seg)); 2705965Sgblack@eecs.umich.edu // This assumes we're not in 64 bit mode. If we were, the default 2715965Sgblack@eecs.umich.edu // address size is 64 bits, overridable to 32. 2725965Sgblack@eecs.umich.edu int size = 32; 2735965Sgblack@eecs.umich.edu bool sizeOverride = (flags & (AddrSizeFlagBit << FlagShift)); 2746141Sgblack@eecs.umich.edu SegAttr csAttr = tc->readMiscRegNoEffect(MISCREG_CS_ATTR); 2755980Snate@binkert.org if ((csAttr.defaultSize && sizeOverride) || 2765980Snate@binkert.org (!csAttr.defaultSize && !sizeOverride)) 2775965Sgblack@eecs.umich.edu size = 16; 2785965Sgblack@eecs.umich.edu Addr offset = bits(vaddr - base, size-1, 0); 2795965Sgblack@eecs.umich.edu Addr endOffset = offset + req->getSize() - 1; 2805433Sgblack@eecs.umich.edu if (expandDown) { 2815237Sgblack@eecs.umich.edu DPRINTF(TLB, "Checking an expand down segment.\n"); 2825965Sgblack@eecs.umich.edu warn_once("Expand down segments are untested.\n"); 2835965Sgblack@eecs.umich.edu if (offset <= limit || endOffset <= limit) 2845965Sgblack@eecs.umich.edu return new GeneralProtection(0); 2855140Sgblack@eecs.umich.edu } else { 2865965Sgblack@eecs.umich.edu if (offset > limit || endOffset > limit) 2875965Sgblack@eecs.umich.edu return new GeneralProtection(0); 2885140Sgblack@eecs.umich.edu } 2895140Sgblack@eecs.umich.edu } 2905140Sgblack@eecs.umich.edu // If paging is enabled, do the translation. 2916141Sgblack@eecs.umich.edu if (m5Reg.paging) { 2925237Sgblack@eecs.umich.edu DPRINTF(TLB, "Paging enabled.\n"); 2935140Sgblack@eecs.umich.edu // The vaddr already has the segment base applied. 2945140Sgblack@eecs.umich.edu TlbEntry *entry = lookup(vaddr); 2955140Sgblack@eecs.umich.edu if (!entry) { 2965895Sgblack@eecs.umich.edu#if FULL_SYSTEM 2976023Snate@binkert.org Fault fault = walker->start(tc, translation, req, mode); 2985895Sgblack@eecs.umich.edu if (timing || fault != NoFault) { 2995895Sgblack@eecs.umich.edu // This gets ignored in atomic mode. 3005895Sgblack@eecs.umich.edu delayedResponse = true; 3015895Sgblack@eecs.umich.edu return fault; 3025895Sgblack@eecs.umich.edu } 3035895Sgblack@eecs.umich.edu entry = lookup(vaddr); 3045895Sgblack@eecs.umich.edu assert(entry); 3055895Sgblack@eecs.umich.edu#else 3065895Sgblack@eecs.umich.edu DPRINTF(TLB, "Handling a TLB miss for " 3075895Sgblack@eecs.umich.edu "address %#x at pc %#x.\n", 3087720Sgblack@eecs.umich.edu vaddr, tc->instAddr()); 3095895Sgblack@eecs.umich.edu 3105895Sgblack@eecs.umich.edu Process *p = tc->getProcessPtr(); 3115895Sgblack@eecs.umich.edu TlbEntry newEntry; 3125895Sgblack@eecs.umich.edu bool success = p->pTable->lookup(vaddr, newEntry); 3136737Sgblack@eecs.umich.edu if (!success && mode != Execute) { 3148539Sgblack@eecs.umich.edu // Check if we just need to grow the stack. 3158539Sgblack@eecs.umich.edu if (p->fixupStackFault(vaddr)) { 3168539Sgblack@eecs.umich.edu // If we did, lookup the entry for the new page. 3178534SLisa.Hsu@amd.com success = p->pTable->lookup(vaddr, newEntry); 3188539Sgblack@eecs.umich.edu } 3195895Sgblack@eecs.umich.edu } 3206737Sgblack@eecs.umich.edu if (!success) { 3217625Sgblack@eecs.umich.edu return new PageFault(vaddr, true, mode, true, false); 3225895Sgblack@eecs.umich.edu } else { 3235895Sgblack@eecs.umich.edu Addr alignedVaddr = p->pTable->pageAlign(vaddr); 3245895Sgblack@eecs.umich.edu DPRINTF(TLB, "Mapping %#x to %#x\n", alignedVaddr, 3255895Sgblack@eecs.umich.edu newEntry.pageStart()); 3265895Sgblack@eecs.umich.edu entry = insert(alignedVaddr, newEntry); 3275895Sgblack@eecs.umich.edu } 3285895Sgblack@eecs.umich.edu DPRINTF(TLB, "Miss was serviced.\n"); 3295895Sgblack@eecs.umich.edu#endif 3305140Sgblack@eecs.umich.edu } 3318646Snilay@cs.wisc.edu 3328646Snilay@cs.wisc.edu DPRINTF(TLB, "Entry found with paddr %#x, " 3338646Snilay@cs.wisc.edu "doing protection checks.\n", entry->paddr); 3345895Sgblack@eecs.umich.edu // Do paging protection checks. 3356141Sgblack@eecs.umich.edu bool inUser = (m5Reg.cpl == 3 && 3365917Sgblack@eecs.umich.edu !(flags & (CPL0FlagBit << FlagShift))); 3377933Stharris@microsoft.com CR0 cr0 = tc->readMiscRegNoEffect(MISCREG_CR0); 3387933Stharris@microsoft.com bool badWrite = (!entry->writable && (inUser || cr0.wp)); 3397933Stharris@microsoft.com if ((inUser && !entry->user) || (mode == Write && badWrite)) { 3405917Sgblack@eecs.umich.edu // The page must have been present to get into the TLB in 3415917Sgblack@eecs.umich.edu // the first place. We'll assume the reserved bits are 3425917Sgblack@eecs.umich.edu // fine even though we're not checking them. 3436023Snate@binkert.org return new PageFault(vaddr, true, mode, inUser, false); 3445917Sgblack@eecs.umich.edu } 3457933Stharris@microsoft.com if (storeCheck && badWrite) { 3466099Sgblack@eecs.umich.edu // This would fault if this were a write, so return a page 3476099Sgblack@eecs.umich.edu // fault that reflects that happening. 3486099Sgblack@eecs.umich.edu return new PageFault(vaddr, true, Write, inUser, false); 3496099Sgblack@eecs.umich.edu } 3505917Sgblack@eecs.umich.edu 3515895Sgblack@eecs.umich.edu Addr paddr = entry->paddr | (vaddr & (entry->size-1)); 3525895Sgblack@eecs.umich.edu DPRINTF(TLB, "Translated %#x -> %#x.\n", vaddr, paddr); 3535895Sgblack@eecs.umich.edu req->setPaddr(paddr); 3547775Sgblack@eecs.umich.edu if (entry->uncacheable) 3557775Sgblack@eecs.umich.edu req->setFlags(Request::UNCACHEABLE); 3565140Sgblack@eecs.umich.edu } else { 3575140Sgblack@eecs.umich.edu //Use the address which already has segmentation applied. 3585237Sgblack@eecs.umich.edu DPRINTF(TLB, "Paging disabled.\n"); 3595237Sgblack@eecs.umich.edu DPRINTF(TLB, "Translated %#x -> %#x.\n", vaddr, vaddr); 3605140Sgblack@eecs.umich.edu req->setPaddr(vaddr); 3615140Sgblack@eecs.umich.edu } 3625124Sgblack@eecs.umich.edu } else { 3635140Sgblack@eecs.umich.edu // Real mode 3645237Sgblack@eecs.umich.edu DPRINTF(TLB, "In real mode.\n"); 3655237Sgblack@eecs.umich.edu DPRINTF(TLB, "Translated %#x -> %#x.\n", vaddr, vaddr); 3665140Sgblack@eecs.umich.edu req->setPaddr(vaddr); 3675124Sgblack@eecs.umich.edu } 3685360Sgblack@eecs.umich.edu // Check for an access to the local APIC 3695374Sgblack@eecs.umich.edu#if FULL_SYSTEM 3705360Sgblack@eecs.umich.edu LocalApicBase localApicBase = tc->readMiscRegNoEffect(MISCREG_APIC_BASE); 3715648Sgblack@eecs.umich.edu Addr baseAddr = localApicBase.base * PageBytes; 3725360Sgblack@eecs.umich.edu Addr paddr = req->getPaddr(); 3735648Sgblack@eecs.umich.edu if (baseAddr <= paddr && baseAddr + PageBytes > paddr) { 3745417Sgblack@eecs.umich.edu // The Intel developer's manuals say the below restrictions apply, 3755417Sgblack@eecs.umich.edu // but the linux kernel, because of a compiler optimization, breaks 3765417Sgblack@eecs.umich.edu // them. 3775417Sgblack@eecs.umich.edu /* 3785360Sgblack@eecs.umich.edu // Check alignment 3795360Sgblack@eecs.umich.edu if (paddr & ((32/8) - 1)) 3805360Sgblack@eecs.umich.edu return new GeneralProtection(0); 3815360Sgblack@eecs.umich.edu // Check access size 3825360Sgblack@eecs.umich.edu if (req->getSize() != (32/8)) 3835360Sgblack@eecs.umich.edu return new GeneralProtection(0); 3845417Sgblack@eecs.umich.edu */ 3855648Sgblack@eecs.umich.edu // Force the access to be uncacheable. 3865736Snate@binkert.org req->setFlags(Request::UNCACHEABLE); 3875714Shsul@eecs.umich.edu req->setPaddr(x86LocalAPICAddress(tc->contextId(), paddr - baseAddr)); 3885360Sgblack@eecs.umich.edu } 3895374Sgblack@eecs.umich.edu#endif 3905086Sgblack@eecs.umich.edu return NoFault; 3915086Sgblack@eecs.umich.edu}; 3925086Sgblack@eecs.umich.edu 3935140Sgblack@eecs.umich.eduFault 3946023Snate@binkert.orgTLB::translateAtomic(RequestPtr req, ThreadContext *tc, Mode mode) 3955140Sgblack@eecs.umich.edu{ 3965895Sgblack@eecs.umich.edu bool delayedResponse; 3976023Snate@binkert.org return TLB::translate(req, tc, NULL, mode, delayedResponse, false); 3985140Sgblack@eecs.umich.edu} 3995140Sgblack@eecs.umich.edu 4005894Sgblack@eecs.umich.eduvoid 4016022Sgblack@eecs.umich.eduTLB::translateTiming(RequestPtr req, ThreadContext *tc, 4026023Snate@binkert.org Translation *translation, Mode mode) 4035894Sgblack@eecs.umich.edu{ 4045895Sgblack@eecs.umich.edu bool delayedResponse; 4055894Sgblack@eecs.umich.edu assert(translation); 4066023Snate@binkert.org Fault fault = 4076023Snate@binkert.org TLB::translate(req, tc, translation, mode, delayedResponse, true); 4085895Sgblack@eecs.umich.edu if (!delayedResponse) 4096023Snate@binkert.org translation->finish(fault, req, tc, mode); 4105894Sgblack@eecs.umich.edu} 4115894Sgblack@eecs.umich.edu 4125086Sgblack@eecs.umich.edu#if FULL_SYSTEM 4135086Sgblack@eecs.umich.edu 4145086Sgblack@eecs.umich.eduTick 4156022Sgblack@eecs.umich.eduTLB::doMmuRegRead(ThreadContext *tc, Packet *pkt) 4165086Sgblack@eecs.umich.edu{ 4175100Ssaidi@eecs.umich.edu return tc->getCpuPtr()->ticks(1); 4185086Sgblack@eecs.umich.edu} 4195086Sgblack@eecs.umich.edu 4205086Sgblack@eecs.umich.eduTick 4216022Sgblack@eecs.umich.eduTLB::doMmuRegWrite(ThreadContext *tc, Packet *pkt) 4225086Sgblack@eecs.umich.edu{ 4235100Ssaidi@eecs.umich.edu return tc->getCpuPtr()->ticks(1); 4245086Sgblack@eecs.umich.edu} 4255086Sgblack@eecs.umich.edu 4267912Shestness@cs.utexas.eduWalker * 4277912Shestness@cs.utexas.eduTLB::getWalker() 4287912Shestness@cs.utexas.edu{ 4297912Shestness@cs.utexas.edu return walker; 4307912Shestness@cs.utexas.edu} 4317912Shestness@cs.utexas.edu 4325086Sgblack@eecs.umich.edu#endif 4335086Sgblack@eecs.umich.edu 4345086Sgblack@eecs.umich.eduvoid 4355086Sgblack@eecs.umich.eduTLB::serialize(std::ostream &os) 4365086Sgblack@eecs.umich.edu{ 4375086Sgblack@eecs.umich.edu} 4385086Sgblack@eecs.umich.edu 4395086Sgblack@eecs.umich.eduvoid 4405086Sgblack@eecs.umich.eduTLB::unserialize(Checkpoint *cp, const std::string §ion) 4415086Sgblack@eecs.umich.edu{ 4425086Sgblack@eecs.umich.edu} 4435086Sgblack@eecs.umich.edu 4447811Ssteve.reinhardt@amd.com} // namespace X86ISA 4455086Sgblack@eecs.umich.edu 4466022Sgblack@eecs.umich.eduX86ISA::TLB * 4476022Sgblack@eecs.umich.eduX86TLBParams::create() 4484997Sgblack@eecs.umich.edu{ 4496022Sgblack@eecs.umich.edu return new X86ISA::TLB(this); 4504997Sgblack@eecs.umich.edu} 451