registers.hh revision 9921
14120SN/A/*
24120SN/A * Copyright (c) 2007 The Hewlett-Packard Development Company
39917Ssteve.reinhardt@amd.com * Copyright (c) 2013 Advanced Micro Devices, Inc.
44120SN/A * All rights reserved.
54120SN/A *
67087Snate@binkert.org * The license below extends only to copyright in the software and shall
77087Snate@binkert.org * not be construed as granting a license to any other intellectual
87087Snate@binkert.org * property including but not limited to intellectual property relating
97087Snate@binkert.org * to a hardware implementation of the functionality of the software
107087Snate@binkert.org * licensed hereunder.  You may use the software subject to the license
117087Snate@binkert.org * terms below provided that you ensure that this notice is replicated
127087Snate@binkert.org * unmodified and in its entirety in all distributions of the software,
137087Snate@binkert.org * modified or unmodified, in source code or in binary form.
144120SN/A *
157087Snate@binkert.org * Redistribution and use in source and binary forms, with or without
167087Snate@binkert.org * modification, are permitted provided that the following conditions are
177087Snate@binkert.org * met: redistributions of source code must retain the above copyright
187087Snate@binkert.org * notice, this list of conditions and the following disclaimer;
197087Snate@binkert.org * redistributions in binary form must reproduce the above copyright
207087Snate@binkert.org * notice, this list of conditions and the following disclaimer in the
217087Snate@binkert.org * documentation and/or other materials provided with the distribution;
227087Snate@binkert.org * neither the name of the copyright holders nor the names of its
234120SN/A * contributors may be used to endorse or promote products derived from
247087Snate@binkert.org * this software without specific prior written permission.
254120SN/A *
264120SN/A * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
274120SN/A * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
284120SN/A * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
294120SN/A * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
304120SN/A * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
314120SN/A * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
324120SN/A * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
334120SN/A * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
344120SN/A * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
354120SN/A * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
364120SN/A * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
374120SN/A *
384120SN/A * Authors: Gabe Black
394120SN/A */
404120SN/A
416329Sgblack@eecs.umich.edu#ifndef __ARCH_X86_REGISTERS_HH__
426329Sgblack@eecs.umich.edu#define __ARCH_X86_REGISTERS_HH__
436216SN/A
448961Sgblack@eecs.umich.edu#include "arch/x86/generated/max_inst_regs.hh"
457629Sgblack@eecs.umich.edu#include "arch/x86/regs/int.hh"
469921Syasuko.eckert@amd.com#include "arch/x86/regs/ccr.hh"
477629Sgblack@eecs.umich.edu#include "arch/x86/regs/misc.hh"
486315SN/A#include "arch/x86/x86_traits.hh"
494137SN/A
504120SN/Anamespace X86ISA
514120SN/A{
526329Sgblack@eecs.umich.eduusing X86ISAInst::MaxInstSrcRegs;
536329Sgblack@eecs.umich.eduusing X86ISAInst::MaxInstDestRegs;
549046SAli.Saidi@ARM.comusing X86ISAInst::MaxMiscDestRegs;
556329Sgblack@eecs.umich.educonst int NumMiscRegs = NUM_MISCREGS;
566313SN/A
576329Sgblack@eecs.umich.educonst int NumIntArchRegs = NUM_INTREGS;
589921Syasuko.eckert@amd.comconst int NumIntRegs = NumIntArchRegs + NumMicroIntRegs + NumImplicitIntRegs;
599921Syasuko.eckert@amd.comconst int NumCCRegs = NUM_CCREGS;
609921Syasuko.eckert@amd.com
619921Syasuko.eckert@amd.com#define ISA_HAS_CC_REGS
626319SN/A
639917Ssteve.reinhardt@amd.com// Each 128 bit xmm register is broken into two effective 64 bit registers.
649917Ssteve.reinhardt@amd.com// Add 8 for the indices that are mapped over the fp stack
656329Sgblack@eecs.umich.educonst int NumFloatRegs =
669917Ssteve.reinhardt@amd.com    NumMMXRegs + 2 * NumXMMRegs + NumMicroFpRegs + 8;
676315SN/A
686329Sgblack@eecs.umich.edu// These enumerate all the registers for dependence tracking.
696329Sgblack@eecs.umich.eduenum DependenceTags {
709918Ssteve.reinhardt@amd.com    // FP_Reg_Base must be large enough to be bigger than any integer
719917Ssteve.reinhardt@amd.com    // register index which has the IntFoldBit (1 << 6) set.  To be safe
729917Ssteve.reinhardt@amd.com    // we just start at (1 << 7) == 128.
739918Ssteve.reinhardt@amd.com    FP_Reg_Base = 128,
749920Syasuko.eckert@amd.com    CC_Reg_Base = FP_Reg_Base + NumFloatRegs,
759921Syasuko.eckert@amd.com    Misc_Reg_Base = CC_Reg_Base + NumCCRegs,
769918Ssteve.reinhardt@amd.com    Max_Reg_Index = Misc_Reg_Base + NumMiscRegs
776329Sgblack@eecs.umich.edu};
784137SN/A
796329Sgblack@eecs.umich.edu// semantically meaningful register indices
806329Sgblack@eecs.umich.edu//There is no such register in X86
816329Sgblack@eecs.umich.educonst int ZeroReg = NUM_INTREGS;
826329Sgblack@eecs.umich.educonst int StackPointerReg = INTREG_RSP;
836329Sgblack@eecs.umich.edu//X86 doesn't seem to have a link register
846329Sgblack@eecs.umich.educonst int ReturnAddressReg = 0;
856329Sgblack@eecs.umich.educonst int ReturnValueReg = INTREG_RAX;
866329Sgblack@eecs.umich.educonst int FramePointerReg = INTREG_RBP;
874137SN/A
886329Sgblack@eecs.umich.edu// Some OS syscalls use a second register (rdx) to return a second
896329Sgblack@eecs.umich.edu// value
906329Sgblack@eecs.umich.educonst int SyscallPseudoReturnReg = INTREG_RDX;
916329Sgblack@eecs.umich.edu
926329Sgblack@eecs.umich.edutypedef uint64_t IntReg;
939920Syasuko.eckert@amd.comtypedef uint64_t CCReg;
946329Sgblack@eecs.umich.edu//XXX Should this be a 128 bit structure for XMM memory ops?
956329Sgblack@eecs.umich.edutypedef uint64_t LargestRead;
966329Sgblack@eecs.umich.edutypedef uint64_t MiscReg;
976329Sgblack@eecs.umich.edu
986329Sgblack@eecs.umich.edu//These floating point types are correct for mmx, but not
996329Sgblack@eecs.umich.edu//technically for x87 (80 bits) or at all for xmm (128 bits)
1006329Sgblack@eecs.umich.edutypedef double FloatReg;
1016329Sgblack@eecs.umich.edutypedef uint64_t FloatRegBits;
1026329Sgblack@eecs.umich.edutypedef union
1036329Sgblack@eecs.umich.edu{
1046329Sgblack@eecs.umich.edu    IntReg intReg;
1056329Sgblack@eecs.umich.edu    FloatReg fpReg;
1069921Syasuko.eckert@amd.com    CCReg ccReg;
1076329Sgblack@eecs.umich.edu    MiscReg ctrlReg;
1086329Sgblack@eecs.umich.edu} AnyReg;
1096329Sgblack@eecs.umich.edu
1106329Sgblack@eecs.umich.edutypedef uint16_t RegIndex;
1114137SN/A
1127811Ssteve.reinhardt@amd.com} // namespace X86ISA
1134120SN/A
1144120SN/A#endif // __ARCH_X86_REGFILE_HH__
115