process.cc revision 5183
14166Sgblack@eecs.umich.edu/*
24166Sgblack@eecs.umich.edu * Copyright (c) 2003-2006 The Regents of The University of Michigan
34166Sgblack@eecs.umich.edu * All rights reserved.
44166Sgblack@eecs.umich.edu *
54166Sgblack@eecs.umich.edu * Redistribution and use in source and binary forms, with or without
64166Sgblack@eecs.umich.edu * modification, are permitted provided that the following conditions are
74166Sgblack@eecs.umich.edu * met: redistributions of source code must retain the above copyright
84166Sgblack@eecs.umich.edu * notice, this list of conditions and the following disclaimer;
94166Sgblack@eecs.umich.edu * redistributions in binary form must reproduce the above copyright
104166Sgblack@eecs.umich.edu * notice, this list of conditions and the following disclaimer in the
114166Sgblack@eecs.umich.edu * documentation and/or other materials provided with the distribution;
124166Sgblack@eecs.umich.edu * neither the name of the copyright holders nor the names of its
134166Sgblack@eecs.umich.edu * contributors may be used to endorse or promote products derived from
144166Sgblack@eecs.umich.edu * this software without specific prior written permission.
154166Sgblack@eecs.umich.edu *
164166Sgblack@eecs.umich.edu * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
174166Sgblack@eecs.umich.edu * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
184166Sgblack@eecs.umich.edu * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
194166Sgblack@eecs.umich.edu * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
204166Sgblack@eecs.umich.edu * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
214166Sgblack@eecs.umich.edu * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
224166Sgblack@eecs.umich.edu * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
234166Sgblack@eecs.umich.edu * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
244166Sgblack@eecs.umich.edu * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
254166Sgblack@eecs.umich.edu * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
264166Sgblack@eecs.umich.edu * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
274166Sgblack@eecs.umich.edu *
284166Sgblack@eecs.umich.edu * Authors: Gabe Black
294166Sgblack@eecs.umich.edu *          Ali Saidi
304166Sgblack@eecs.umich.edu */
314166Sgblack@eecs.umich.edu
324166Sgblack@eecs.umich.edu/*
334166Sgblack@eecs.umich.edu * Copyright (c) 2007 The Hewlett-Packard Development Company
344166Sgblack@eecs.umich.edu * All rights reserved.
354166Sgblack@eecs.umich.edu *
364166Sgblack@eecs.umich.edu * Redistribution and use of this software in source and binary forms,
374166Sgblack@eecs.umich.edu * with or without modification, are permitted provided that the
384166Sgblack@eecs.umich.edu * following conditions are met:
394166Sgblack@eecs.umich.edu *
404166Sgblack@eecs.umich.edu * The software must be used only for Non-Commercial Use which means any
414166Sgblack@eecs.umich.edu * use which is NOT directed to receiving any direct monetary
424166Sgblack@eecs.umich.edu * compensation for, or commercial advantage from such use.  Illustrative
434166Sgblack@eecs.umich.edu * examples of non-commercial use are academic research, personal study,
444166Sgblack@eecs.umich.edu * teaching, education and corporate research & development.
454166Sgblack@eecs.umich.edu * Illustrative examples of commercial use are distributing products for
464166Sgblack@eecs.umich.edu * commercial advantage and providing services using the software for
474166Sgblack@eecs.umich.edu * commercial advantage.
484166Sgblack@eecs.umich.edu *
494166Sgblack@eecs.umich.edu * If you wish to use this software or functionality therein that may be
504166Sgblack@eecs.umich.edu * covered by patents for commercial use, please contact:
514166Sgblack@eecs.umich.edu *     Director of Intellectual Property Licensing
524166Sgblack@eecs.umich.edu *     Office of Strategy and Technology
534166Sgblack@eecs.umich.edu *     Hewlett-Packard Company
544166Sgblack@eecs.umich.edu *     1501 Page Mill Road
554166Sgblack@eecs.umich.edu *     Palo Alto, California  94304
564166Sgblack@eecs.umich.edu *
574166Sgblack@eecs.umich.edu * Redistributions of source code must retain the above copyright notice,
584166Sgblack@eecs.umich.edu * this list of conditions and the following disclaimer.  Redistributions
594166Sgblack@eecs.umich.edu * in binary form must reproduce the above copyright notice, this list of
604166Sgblack@eecs.umich.edu * conditions and the following disclaimer in the documentation and/or
614166Sgblack@eecs.umich.edu * other materials provided with the distribution.  Neither the name of
624166Sgblack@eecs.umich.edu * the COPYRIGHT HOLDER(s), HEWLETT-PACKARD COMPANY, nor the names of its
634166Sgblack@eecs.umich.edu * contributors may be used to endorse or promote products derived from
644166Sgblack@eecs.umich.edu * this software without specific prior written permission.  No right of
654166Sgblack@eecs.umich.edu * sublicense is granted herewith.  Derivatives of the software and
664166Sgblack@eecs.umich.edu * output created using the software may be prepared, but only for
674166Sgblack@eecs.umich.edu * Non-Commercial Uses.  Derivatives of the software may be shared with
684166Sgblack@eecs.umich.edu * others provided: (i) the others agree to abide by the list of
694166Sgblack@eecs.umich.edu * conditions herein which includes the Non-Commercial Use restrictions;
704166Sgblack@eecs.umich.edu * and (ii) such Derivatives of the software include the above copyright
714166Sgblack@eecs.umich.edu * notice to acknowledge the contribution from this software where
724166Sgblack@eecs.umich.edu * applicable, this list of conditions and the disclaimer below.
734166Sgblack@eecs.umich.edu *
744166Sgblack@eecs.umich.edu * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
754166Sgblack@eecs.umich.edu * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
764166Sgblack@eecs.umich.edu * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
774166Sgblack@eecs.umich.edu * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
784166Sgblack@eecs.umich.edu * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
794166Sgblack@eecs.umich.edu * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
804166Sgblack@eecs.umich.edu * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
814166Sgblack@eecs.umich.edu * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
824166Sgblack@eecs.umich.edu * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
834166Sgblack@eecs.umich.edu * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
844166Sgblack@eecs.umich.edu * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
854166Sgblack@eecs.umich.edu *
864166Sgblack@eecs.umich.edu * Authors: Gabe Black
874166Sgblack@eecs.umich.edu */
884166Sgblack@eecs.umich.edu
894166Sgblack@eecs.umich.edu#include "arch/x86/isa_traits.hh"
904166Sgblack@eecs.umich.edu#include "arch/x86/process.hh"
914166Sgblack@eecs.umich.edu#include "arch/x86/segmentregs.hh"
924166Sgblack@eecs.umich.edu#include "arch/x86/types.hh"
934166Sgblack@eecs.umich.edu#include "base/loader/object_file.hh"
944166Sgblack@eecs.umich.edu#include "base/loader/elf_object.hh"
954166Sgblack@eecs.umich.edu#include "base/misc.hh"
964166Sgblack@eecs.umich.edu#include "base/trace.hh"
974166Sgblack@eecs.umich.edu#include "cpu/thread_context.hh"
984434Ssaidi@eecs.umich.edu#include "mem/page_table.hh"
994166Sgblack@eecs.umich.edu#include "mem/translating_port.hh"
1004166Sgblack@eecs.umich.edu#include "sim/process_impl.hh"
1014166Sgblack@eecs.umich.edu#include "sim/system.hh"
1024166Sgblack@eecs.umich.edu
1034166Sgblack@eecs.umich.eduusing namespace std;
1044166Sgblack@eecs.umich.eduusing namespace X86ISA;
1054166Sgblack@eecs.umich.edu
1064166Sgblack@eecs.umich.eduM5_64_auxv_t::M5_64_auxv_t(int64_t type, int64_t val)
1074166Sgblack@eecs.umich.edu{
1084166Sgblack@eecs.umich.edu    a_type = TheISA::htog(type);
1094166Sgblack@eecs.umich.edu    a_val = TheISA::htog(val);
1104166Sgblack@eecs.umich.edu}
1114166Sgblack@eecs.umich.edu
1124166Sgblack@eecs.umich.eduX86LiveProcess::X86LiveProcess(LiveProcessParams * params,
1134166Sgblack@eecs.umich.edu        ObjectFile *objFile)
1144166Sgblack@eecs.umich.edu    : LiveProcess(params, objFile)
1154166Sgblack@eecs.umich.edu{
1164166Sgblack@eecs.umich.edu    brk_point = objFile->dataBase() + objFile->dataSize() + objFile->bssSize();
1174166Sgblack@eecs.umich.edu    brk_point = roundUp(brk_point, VMPageSize);
1184166Sgblack@eecs.umich.edu
1194166Sgblack@eecs.umich.edu    // Set pointer for next thread stack.  Reserve 8M for main stack.
1204166Sgblack@eecs.umich.edu    next_thread_stack_base = stack_base - (8 * 1024 * 1024);
1214166Sgblack@eecs.umich.edu
1224166Sgblack@eecs.umich.edu    // Set up stack. On X86_64 Linux, stack goes from the top of memory
1234166Sgblack@eecs.umich.edu    // downward, less the hole for the kernel address space plus one page
1244166Sgblack@eecs.umich.edu    // for undertermined purposes.
1254166Sgblack@eecs.umich.edu    stack_base = (Addr)0x7FFFFFFFF000ULL;
1264166Sgblack@eecs.umich.edu
1274166Sgblack@eecs.umich.edu    // Set up region for mmaps. This was determined empirically and may not
1284166Sgblack@eecs.umich.edu    // always be correct.
1294166Sgblack@eecs.umich.edu    mmap_start = mmap_end = 0x2aaaaaaab000;
1304166Sgblack@eecs.umich.edu}
1314166Sgblack@eecs.umich.edu
1324166Sgblack@eecs.umich.eduvoid X86LiveProcess::handleTrap(int trapNum, ThreadContext *tc)
1334166Sgblack@eecs.umich.edu{
1344166Sgblack@eecs.umich.edu    switch(trapNum)
1354166Sgblack@eecs.umich.edu    {
1364166Sgblack@eecs.umich.edu      default:
1374166Sgblack@eecs.umich.edu        panic("Unimplemented trap to operating system: trap number %#x.\n", trapNum);
1384166Sgblack@eecs.umich.edu    }
1394166Sgblack@eecs.umich.edu}
1404166Sgblack@eecs.umich.edu
1414166Sgblack@eecs.umich.eduvoid
1424166Sgblack@eecs.umich.eduX86LiveProcess::startup()
1434166Sgblack@eecs.umich.edu{
1444166Sgblack@eecs.umich.edu    if (checkpointRestored)
1454166Sgblack@eecs.umich.edu        return;
1464166Sgblack@eecs.umich.edu
1474166Sgblack@eecs.umich.edu    argsInit(sizeof(IntReg), VMPageSize);
1484166Sgblack@eecs.umich.edu
1494166Sgblack@eecs.umich.edu    for (int i = 0; i < threadContexts.size(); i++) {
1504166Sgblack@eecs.umich.edu        ThreadContext * tc = threadContexts[i];
1514166Sgblack@eecs.umich.edu
1524166Sgblack@eecs.umich.edu        SegAttr dataAttr = 0;
1534166Sgblack@eecs.umich.edu        dataAttr.writable = 1;
1544166Sgblack@eecs.umich.edu        dataAttr.readable = 1;
1554166Sgblack@eecs.umich.edu        dataAttr.expandDown = 0;
1564166Sgblack@eecs.umich.edu        dataAttr.dpl = 3;
1574166Sgblack@eecs.umich.edu        dataAttr.defaultSize = 0;
1584166Sgblack@eecs.umich.edu        dataAttr.longMode = 1;
1594166Sgblack@eecs.umich.edu
1604166Sgblack@eecs.umich.edu        //Initialize the segment registers.
1614166Sgblack@eecs.umich.edu        for(int seg = 0; seg < NUM_SEGMENTREGS; seg++) {
1624166Sgblack@eecs.umich.edu            tc->setMiscRegNoEffect(MISCREG_SEG_BASE(seg), 0);
1634166Sgblack@eecs.umich.edu            tc->setMiscRegNoEffect(MISCREG_SEG_ATTR(seg), dataAttr);
1644166Sgblack@eecs.umich.edu        }
1654166Sgblack@eecs.umich.edu
1664166Sgblack@eecs.umich.edu        SegAttr csAttr = 0;
1674166Sgblack@eecs.umich.edu        csAttr.writable = 0;
1684166Sgblack@eecs.umich.edu        csAttr.readable = 1;
1694166Sgblack@eecs.umich.edu        csAttr.expandDown = 0;
1704166Sgblack@eecs.umich.edu        csAttr.dpl = 3;
1714166Sgblack@eecs.umich.edu        csAttr.defaultSize = 0;
1724166Sgblack@eecs.umich.edu        csAttr.longMode = 1;
1734166Sgblack@eecs.umich.edu
1744166Sgblack@eecs.umich.edu        tc->setMiscRegNoEffect(MISCREG_CS_ATTR, csAttr);
1754166Sgblack@eecs.umich.edu
1764166Sgblack@eecs.umich.edu        //Set up the registers that describe the operating mode.
1774166Sgblack@eecs.umich.edu        CR0 cr0 = 0;
1784166Sgblack@eecs.umich.edu        cr0.pg = 1; // Turn on paging.
1794166Sgblack@eecs.umich.edu        cr0.cd = 0; // Don't disable caching.
1804166Sgblack@eecs.umich.edu        cr0.nw = 0; // This is bit is defined to be ignored.
1814166Sgblack@eecs.umich.edu        cr0.am = 0; // No alignment checking
1824166Sgblack@eecs.umich.edu        cr0.wp = 0; // Supervisor mode can write read only pages
1834166Sgblack@eecs.umich.edu        cr0.ne = 1;
1844166Sgblack@eecs.umich.edu        cr0.et = 1; // This should always be 1
1854166Sgblack@eecs.umich.edu        cr0.ts = 0; // We don't do task switching, so causing fp exceptions
1864166Sgblack@eecs.umich.edu                    // would be pointless.
1874166Sgblack@eecs.umich.edu        cr0.em = 0; // Allow x87 instructions to execute natively.
1884166Sgblack@eecs.umich.edu        cr0.mp = 1; // This doesn't really matter, but the manual suggests
1894166Sgblack@eecs.umich.edu                    // setting it to one.
1904777Sgblack@eecs.umich.edu        cr0.pe = 1; // We're definitely in protected mode.
1914777Sgblack@eecs.umich.edu        tc->setMiscReg(MISCREG_CR0, cr0);
1924777Sgblack@eecs.umich.edu
1934777Sgblack@eecs.umich.edu        Efer efer = 0;
1944777Sgblack@eecs.umich.edu        efer.sce = 1; // Enable system call extensions.
1954777Sgblack@eecs.umich.edu        efer.lme = 1; // Enable long mode.
1964777Sgblack@eecs.umich.edu        efer.lma = 1; // Activate long mode.
1974777Sgblack@eecs.umich.edu        efer.nxe = 1; // Enable nx support.
1984166Sgblack@eecs.umich.edu        efer.svme = 0; // Disable svm support for now. It isn't implemented.
1994166Sgblack@eecs.umich.edu        efer.ffxsr = 1; // Turn on fast fxsave and fxrstor.
2004166Sgblack@eecs.umich.edu        tc->setMiscReg(MISCREG_EFER, efer);
2014166Sgblack@eecs.umich.edu    }
2024166Sgblack@eecs.umich.edu}
2034166Sgblack@eecs.umich.edu
2044166Sgblack@eecs.umich.eduvoid
2054166Sgblack@eecs.umich.eduX86LiveProcess::argsInit(int intSize, int pageSize)
2064777Sgblack@eecs.umich.edu{
2074777Sgblack@eecs.umich.edu    typedef M5_64_auxv_t auxv_t;
2084166Sgblack@eecs.umich.edu    Process::startup();
2094777Sgblack@eecs.umich.edu
2104166Sgblack@eecs.umich.edu    string filename;
2114777Sgblack@eecs.umich.edu    if(argv.size() < 1)
2124166Sgblack@eecs.umich.edu        filename = "";
2134166Sgblack@eecs.umich.edu    else
2144777Sgblack@eecs.umich.edu        filename = argv[0];
2154166Sgblack@eecs.umich.edu
2164777Sgblack@eecs.umich.edu    //We want 16 byte alignment
2174166Sgblack@eecs.umich.edu    uint64_t align = 16;
2184777Sgblack@eecs.umich.edu
2194777Sgblack@eecs.umich.edu    // load object file into target memory
2204166Sgblack@eecs.umich.edu    objFile->loadSections(initVirtMem);
2214166Sgblack@eecs.umich.edu
2224166Sgblack@eecs.umich.edu    enum X86CpuFeature {
2234777Sgblack@eecs.umich.edu        X86_OnboardFPU = 1 << 0,
2244777Sgblack@eecs.umich.edu        X86_VirtualModeExtensions = 1 << 1,
2254777Sgblack@eecs.umich.edu        X86_DebuggingExtensions = 1 << 2,
2264777Sgblack@eecs.umich.edu        X86_PageSizeExtensions = 1 << 3,
2274166Sgblack@eecs.umich.edu
2284777Sgblack@eecs.umich.edu        X86_TimeStampCounter = 1 << 4,
2294166Sgblack@eecs.umich.edu        X86_ModelSpecificRegisters = 1 << 5,
2304777Sgblack@eecs.umich.edu        X86_PhysicalAddressExtensions = 1 << 6,
2314777Sgblack@eecs.umich.edu        X86_MachineCheckExtensions = 1 << 7,
2324777Sgblack@eecs.umich.edu
2334777Sgblack@eecs.umich.edu        X86_CMPXCHG8Instruction = 1 << 8,
2344166Sgblack@eecs.umich.edu        X86_OnboardAPIC = 1 << 9,
2354777Sgblack@eecs.umich.edu        X86_SYSENTER_SYSEXIT = 1 << 11,
2364777Sgblack@eecs.umich.edu
2374777Sgblack@eecs.umich.edu        X86_MemoryTypeRangeRegisters = 1 << 12,
2384166Sgblack@eecs.umich.edu        X86_PageGlobalEnable = 1 << 13,
2394166Sgblack@eecs.umich.edu        X86_MachineCheckArchitecture = 1 << 14,
2404166Sgblack@eecs.umich.edu        X86_CMOVInstruction = 1 << 15,
2414166Sgblack@eecs.umich.edu
2424166Sgblack@eecs.umich.edu        X86_PageAttributeTable = 1 << 16,
2434166Sgblack@eecs.umich.edu        X86_36BitPSEs = 1 << 17,
2444166Sgblack@eecs.umich.edu        X86_ProcessorSerialNumber = 1 << 18,
2454166Sgblack@eecs.umich.edu        X86_CLFLUSHInstruction = 1 << 19,
2464166Sgblack@eecs.umich.edu
2474166Sgblack@eecs.umich.edu        X86_DebugTraceStore = 1 << 21,
2484166Sgblack@eecs.umich.edu        X86_ACPIViaMSR = 1 << 22,
2494166Sgblack@eecs.umich.edu        X86_MultimediaExtensions = 1 << 23,
2504166Sgblack@eecs.umich.edu
2514166Sgblack@eecs.umich.edu        X86_FXSAVE_FXRSTOR = 1 << 24,
2524166Sgblack@eecs.umich.edu        X86_StreamingSIMDExtensions = 1 << 25,
2534166Sgblack@eecs.umich.edu        X86_StreamingSIMDExtensions2 = 1 << 26,
2544166Sgblack@eecs.umich.edu        X86_CPUSelfSnoop = 1 << 27,
2554166Sgblack@eecs.umich.edu
2564166Sgblack@eecs.umich.edu        X86_HyperThreading = 1 << 28,
2574166Sgblack@eecs.umich.edu        X86_AutomaticClockControl = 1 << 29,
2584166Sgblack@eecs.umich.edu        X86_IA64Processor = 1 << 30
2594166Sgblack@eecs.umich.edu    };
2604166Sgblack@eecs.umich.edu
2614166Sgblack@eecs.umich.edu    //Setup the auxilliary vectors. These will already have endian conversion.
2624166Sgblack@eecs.umich.edu    //Auxilliary vectors are loaded only for elf formatted executables.
2634166Sgblack@eecs.umich.edu    ElfObject * elfObject = dynamic_cast<ElfObject *>(objFile);
2644166Sgblack@eecs.umich.edu    if(elfObject)
2654166Sgblack@eecs.umich.edu    {
2664166Sgblack@eecs.umich.edu        uint64_t features =
2674166Sgblack@eecs.umich.edu            X86_OnboardFPU |
2684166Sgblack@eecs.umich.edu            X86_VirtualModeExtensions |
2694166Sgblack@eecs.umich.edu            X86_DebuggingExtensions |
2704166Sgblack@eecs.umich.edu            X86_PageSizeExtensions |
2714166Sgblack@eecs.umich.edu            X86_TimeStampCounter |
2724166Sgblack@eecs.umich.edu            X86_ModelSpecificRegisters |
2734166Sgblack@eecs.umich.edu            X86_PhysicalAddressExtensions |
2744166Sgblack@eecs.umich.edu            X86_MachineCheckExtensions |
2754166Sgblack@eecs.umich.edu            X86_CMPXCHG8Instruction |
2764166Sgblack@eecs.umich.edu            X86_OnboardAPIC |
2774166Sgblack@eecs.umich.edu            X86_SYSENTER_SYSEXIT |
2784166Sgblack@eecs.umich.edu            X86_MemoryTypeRangeRegisters |
2794166Sgblack@eecs.umich.edu            X86_PageGlobalEnable |
2804166Sgblack@eecs.umich.edu            X86_MachineCheckArchitecture |
2814166Sgblack@eecs.umich.edu            X86_CMOVInstruction |
2824166Sgblack@eecs.umich.edu            X86_PageAttributeTable |
2834166Sgblack@eecs.umich.edu            X86_36BitPSEs |
2844166Sgblack@eecs.umich.edu//            X86_ProcessorSerialNumber |
2854166Sgblack@eecs.umich.edu            X86_CLFLUSHInstruction |
2864166Sgblack@eecs.umich.edu//            X86_DebugTraceStore |
2874166Sgblack@eecs.umich.edu//            X86_ACPIViaMSR |
2884607Sgblack@eecs.umich.edu            X86_MultimediaExtensions |
2894166Sgblack@eecs.umich.edu            X86_FXSAVE_FXRSTOR |
2904166Sgblack@eecs.umich.edu            X86_StreamingSIMDExtensions |
2914166Sgblack@eecs.umich.edu            X86_StreamingSIMDExtensions2 |
2924166Sgblack@eecs.umich.edu//            X86_CPUSelfSnoop |
2934166Sgblack@eecs.umich.edu//            X86_HyperThreading |
2944166Sgblack@eecs.umich.edu//            X86_AutomaticClockControl |
2954166Sgblack@eecs.umich.edu//            X86_IA64Processor |
2964166Sgblack@eecs.umich.edu            0;
2974166Sgblack@eecs.umich.edu
2984166Sgblack@eecs.umich.edu        //Bits which describe the system hardware capabilities
2994166Sgblack@eecs.umich.edu        //XXX Figure out what these should be
3004166Sgblack@eecs.umich.edu        auxv.push_back(auxv_t(M5_AT_HWCAP, features));
3014166Sgblack@eecs.umich.edu        //The system page size
3024166Sgblack@eecs.umich.edu        auxv.push_back(auxv_t(M5_AT_PAGESZ, X86ISA::VMPageSize));
3034166Sgblack@eecs.umich.edu        //Frequency at which times() increments
3044166Sgblack@eecs.umich.edu        auxv.push_back(auxv_t(M5_AT_CLKTCK, 100));
3054166Sgblack@eecs.umich.edu        // For statically linked executables, this is the virtual address of the
3064166Sgblack@eecs.umich.edu        // program header tables if they appear in the executable image
3074166Sgblack@eecs.umich.edu        auxv.push_back(auxv_t(M5_AT_PHDR, elfObject->programHeaderTable()));
3084166Sgblack@eecs.umich.edu        // This is the size of a program header entry from the elf file.
3094166Sgblack@eecs.umich.edu        auxv.push_back(auxv_t(M5_AT_PHENT, elfObject->programHeaderSize()));
3104166Sgblack@eecs.umich.edu        // This is the number of program headers from the original elf file.
3114166Sgblack@eecs.umich.edu        auxv.push_back(auxv_t(M5_AT_PHNUM, elfObject->programHeaderCount()));
3124166Sgblack@eecs.umich.edu        //Defined to be 100 in the kernel source.
3134166Sgblack@eecs.umich.edu        //This is the address of the elf "interpreter", It should be set
3144166Sgblack@eecs.umich.edu        //to 0 for regular executables. It should be something else
3154166Sgblack@eecs.umich.edu        //(not sure what) for dynamic libraries.
3164166Sgblack@eecs.umich.edu        auxv.push_back(auxv_t(M5_AT_BASE, 0));
3174166Sgblack@eecs.umich.edu
3184166Sgblack@eecs.umich.edu        //XXX Figure out what this should be.
3194166Sgblack@eecs.umich.edu        auxv.push_back(auxv_t(M5_AT_FLAGS, 0));
3204166Sgblack@eecs.umich.edu        //The entry point to the program
3214166Sgblack@eecs.umich.edu        auxv.push_back(auxv_t(M5_AT_ENTRY, objFile->entryPoint()));
3224166Sgblack@eecs.umich.edu        //Different user and group IDs
3234166Sgblack@eecs.umich.edu        auxv.push_back(auxv_t(M5_AT_UID, uid()));
3244166Sgblack@eecs.umich.edu        auxv.push_back(auxv_t(M5_AT_EUID, euid()));
3254166Sgblack@eecs.umich.edu        auxv.push_back(auxv_t(M5_AT_GID, gid()));
3264166Sgblack@eecs.umich.edu        auxv.push_back(auxv_t(M5_AT_EGID, egid()));
3274166Sgblack@eecs.umich.edu        //Whether to enable "secure mode" in the executable
3284166Sgblack@eecs.umich.edu        auxv.push_back(auxv_t(M5_AT_SECURE, 0));
3294166Sgblack@eecs.umich.edu        //The string "x86_64" with unknown meaning
3304166Sgblack@eecs.umich.edu        auxv.push_back(auxv_t(M5_AT_PLATFORM, 0));
3314166Sgblack@eecs.umich.edu    }
3324166Sgblack@eecs.umich.edu
3334166Sgblack@eecs.umich.edu    //Figure out how big the initial stack needs to be
3344166Sgblack@eecs.umich.edu
3354166Sgblack@eecs.umich.edu    // A sentry NULL void pointer at the top of the stack.
3364166Sgblack@eecs.umich.edu    int sentry_size = intSize;
3374166Sgblack@eecs.umich.edu
3384166Sgblack@eecs.umich.edu    //This is the name of the file which is present on the initial stack
3394166Sgblack@eecs.umich.edu    //It's purpose is to let the user space linker examine the original file.
3404166Sgblack@eecs.umich.edu    int file_name_size = filename.size() + 1;
3414166Sgblack@eecs.umich.edu
3424166Sgblack@eecs.umich.edu    string platform = "x86_64";
3434166Sgblack@eecs.umich.edu    int aux_data_size = platform.size() + 1;
3444166Sgblack@eecs.umich.edu
3454166Sgblack@eecs.umich.edu    int env_data_size = 0;
3464166Sgblack@eecs.umich.edu    for (int i = 0; i < envp.size(); ++i) {
3474166Sgblack@eecs.umich.edu        env_data_size += envp[i].size() + 1;
3484166Sgblack@eecs.umich.edu    }
3494166Sgblack@eecs.umich.edu    int arg_data_size = 0;
3504166Sgblack@eecs.umich.edu    for (int i = 0; i < argv.size(); ++i) {
3514166Sgblack@eecs.umich.edu        arg_data_size += argv[i].size() + 1;
3524166Sgblack@eecs.umich.edu    }
3534166Sgblack@eecs.umich.edu
3544166Sgblack@eecs.umich.edu    //The info_block needs to be padded so it's size is a multiple of the
3554166Sgblack@eecs.umich.edu    //alignment mask. Also, it appears that there needs to be at least some
3564166Sgblack@eecs.umich.edu    //padding, so if the size is already a multiple, we need to increase it
3574166Sgblack@eecs.umich.edu    //anyway.
3584166Sgblack@eecs.umich.edu    int base_info_block_size =
3594166Sgblack@eecs.umich.edu        sentry_size + file_name_size + env_data_size + arg_data_size;
3604166Sgblack@eecs.umich.edu
3614166Sgblack@eecs.umich.edu    int info_block_size = roundUp(base_info_block_size, align);
362
363    int info_block_padding = info_block_size - base_info_block_size;
364
365    //Each auxilliary vector is two 8 byte words
366    int aux_array_size = intSize * 2 * (auxv.size() + 1);
367
368    int envp_array_size = intSize * (envp.size() + 1);
369    int argv_array_size = intSize * (argv.size() + 1);
370
371    int argc_size = intSize;
372
373    //Figure out the size of the contents of the actual initial frame
374    int frame_size =
375        aux_array_size +
376        envp_array_size +
377        argv_array_size +
378        argc_size;
379
380    //There needs to be padding after the auxiliary vector data so that the
381    //very bottom of the stack is aligned properly.
382    int partial_size = frame_size + aux_data_size;
383    int aligned_partial_size = roundUp(partial_size, align);
384    int aux_padding = aligned_partial_size - partial_size;
385
386    int space_needed =
387        info_block_size +
388        aux_data_size +
389        aux_padding +
390        frame_size;
391
392    stack_min = stack_base - space_needed;
393    stack_min = roundDown(stack_min, align);
394    stack_size = stack_base - stack_min;
395
396    // map memory
397    pTable->allocate(roundDown(stack_min, pageSize),
398                     roundUp(stack_size, pageSize));
399
400    // map out initial stack contents
401    Addr sentry_base = stack_base - sentry_size;
402    Addr file_name_base = sentry_base - file_name_size;
403    Addr env_data_base = file_name_base - env_data_size;
404    Addr arg_data_base = env_data_base - arg_data_size;
405    Addr aux_data_base = arg_data_base - info_block_padding - aux_data_size;
406    Addr auxv_array_base = aux_data_base - aux_array_size - aux_padding;
407    Addr envp_array_base = auxv_array_base - envp_array_size;
408    Addr argv_array_base = envp_array_base - argv_array_size;
409    Addr argc_base = argv_array_base - argc_size;
410
411    DPRINTF(X86, "The addresses of items on the initial stack:\n");
412    DPRINTF(X86, "0x%x - file name\n", file_name_base);
413    DPRINTF(X86, "0x%x - env data\n", env_data_base);
414    DPRINTF(X86, "0x%x - arg data\n", arg_data_base);
415    DPRINTF(X86, "0x%x - aux data\n", aux_data_base);
416    DPRINTF(X86, "0x%x - auxv array\n", auxv_array_base);
417    DPRINTF(X86, "0x%x - envp array\n", envp_array_base);
418    DPRINTF(X86, "0x%x - argv array\n", argv_array_base);
419    DPRINTF(X86, "0x%x - argc \n", argc_base);
420    DPRINTF(X86, "0x%x - stack min\n", stack_min);
421
422    // write contents to stack
423
424    // figure out argc
425    uint64_t argc = argv.size();
426    uint64_t guestArgc = TheISA::htog(argc);
427
428    //Write out the sentry void *
429    uint64_t sentry_NULL = 0;
430    initVirtMem->writeBlob(sentry_base,
431            (uint8_t*)&sentry_NULL, sentry_size);
432
433    //Write the file name
434    initVirtMem->writeString(file_name_base, filename.c_str());
435
436    //Fix up the aux vector which points to the "platform" string
437    assert(auxv[auxv.size() - 1].a_type = M5_AT_PLATFORM);
438    auxv[auxv.size() - 1].a_val = aux_data_base;
439
440    //Copy the aux stuff
441    for(int x = 0; x < auxv.size(); x++)
442    {
443        initVirtMem->writeBlob(auxv_array_base + x * 2 * intSize,
444                (uint8_t*)&(auxv[x].a_type), intSize);
445        initVirtMem->writeBlob(auxv_array_base + (x * 2 + 1) * intSize,
446                (uint8_t*)&(auxv[x].a_val), intSize);
447    }
448    //Write out the terminating zeroed auxilliary vector
449    const uint64_t zero = 0;
450    initVirtMem->writeBlob(auxv_array_base + 2 * intSize * auxv.size(),
451            (uint8_t*)&zero, 2 * intSize);
452
453    initVirtMem->writeString(aux_data_base, platform.c_str());
454
455    copyStringArray(envp, envp_array_base, env_data_base, initVirtMem);
456    copyStringArray(argv, argv_array_base, arg_data_base, initVirtMem);
457
458    initVirtMem->writeBlob(argc_base, (uint8_t*)&guestArgc, intSize);
459
460    //Set the stack pointer register
461    threadContexts[0]->setIntReg(StackPointerReg, stack_min);
462
463    Addr prog_entry = objFile->entryPoint();
464    threadContexts[0]->setPC(prog_entry);
465    threadContexts[0]->setNextPC(prog_entry + sizeof(MachInst));
466
467    //Align the "stack_min" to a page boundary.
468    stack_min = roundDown(stack_min, pageSize);
469
470//    num_processes++;
471}
472