pagetable_walker.cc revision 5895
15245Sgblack@eecs.umich.edu/* 25245Sgblack@eecs.umich.edu * Copyright (c) 2007 The Hewlett-Packard Development Company 35245Sgblack@eecs.umich.edu * All rights reserved. 45245Sgblack@eecs.umich.edu * 55245Sgblack@eecs.umich.edu * Redistribution and use of this software in source and binary forms, 65245Sgblack@eecs.umich.edu * with or without modification, are permitted provided that the 75245Sgblack@eecs.umich.edu * following conditions are met: 85245Sgblack@eecs.umich.edu * 95245Sgblack@eecs.umich.edu * The software must be used only for Non-Commercial Use which means any 105245Sgblack@eecs.umich.edu * use which is NOT directed to receiving any direct monetary 115245Sgblack@eecs.umich.edu * compensation for, or commercial advantage from such use. Illustrative 125245Sgblack@eecs.umich.edu * examples of non-commercial use are academic research, personal study, 135245Sgblack@eecs.umich.edu * teaching, education and corporate research & development. 145245Sgblack@eecs.umich.edu * Illustrative examples of commercial use are distributing products for 155245Sgblack@eecs.umich.edu * commercial advantage and providing services using the software for 165245Sgblack@eecs.umich.edu * commercial advantage. 175245Sgblack@eecs.umich.edu * 185245Sgblack@eecs.umich.edu * If you wish to use this software or functionality therein that may be 195245Sgblack@eecs.umich.edu * covered by patents for commercial use, please contact: 205245Sgblack@eecs.umich.edu * Director of Intellectual Property Licensing 215245Sgblack@eecs.umich.edu * Office of Strategy and Technology 225245Sgblack@eecs.umich.edu * Hewlett-Packard Company 235245Sgblack@eecs.umich.edu * 1501 Page Mill Road 245245Sgblack@eecs.umich.edu * Palo Alto, California 94304 255245Sgblack@eecs.umich.edu * 265245Sgblack@eecs.umich.edu * Redistributions of source code must retain the above copyright notice, 275245Sgblack@eecs.umich.edu * this list of conditions and the following disclaimer. Redistributions 285245Sgblack@eecs.umich.edu * in binary form must reproduce the above copyright notice, this list of 295245Sgblack@eecs.umich.edu * conditions and the following disclaimer in the documentation and/or 305245Sgblack@eecs.umich.edu * other materials provided with the distribution. Neither the name of 315245Sgblack@eecs.umich.edu * the COPYRIGHT HOLDER(s), HEWLETT-PACKARD COMPANY, nor the names of its 325245Sgblack@eecs.umich.edu * contributors may be used to endorse or promote products derived from 335245Sgblack@eecs.umich.edu * this software without specific prior written permission. No right of 345245Sgblack@eecs.umich.edu * sublicense is granted herewith. Derivatives of the software and 355245Sgblack@eecs.umich.edu * output created using the software may be prepared, but only for 365245Sgblack@eecs.umich.edu * Non-Commercial Uses. Derivatives of the software may be shared with 375245Sgblack@eecs.umich.edu * others provided: (i) the others agree to abide by the list of 385245Sgblack@eecs.umich.edu * conditions herein which includes the Non-Commercial Use restrictions; 395245Sgblack@eecs.umich.edu * and (ii) such Derivatives of the software include the above copyright 405245Sgblack@eecs.umich.edu * notice to acknowledge the contribution from this software where 415245Sgblack@eecs.umich.edu * applicable, this list of conditions and the disclaimer below. 425245Sgblack@eecs.umich.edu * 435245Sgblack@eecs.umich.edu * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 445245Sgblack@eecs.umich.edu * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 455245Sgblack@eecs.umich.edu * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 465245Sgblack@eecs.umich.edu * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 475245Sgblack@eecs.umich.edu * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 485245Sgblack@eecs.umich.edu * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 495245Sgblack@eecs.umich.edu * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 505245Sgblack@eecs.umich.edu * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 515245Sgblack@eecs.umich.edu * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 525245Sgblack@eecs.umich.edu * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 535245Sgblack@eecs.umich.edu * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 545245Sgblack@eecs.umich.edu * 555245Sgblack@eecs.umich.edu * Authors: Gabe Black 565245Sgblack@eecs.umich.edu */ 575245Sgblack@eecs.umich.edu 585245Sgblack@eecs.umich.edu#include "arch/x86/pagetable.hh" 595245Sgblack@eecs.umich.edu#include "arch/x86/pagetable_walker.hh" 605245Sgblack@eecs.umich.edu#include "arch/x86/tlb.hh" 615245Sgblack@eecs.umich.edu#include "base/bitfield.hh" 625245Sgblack@eecs.umich.edu#include "cpu/thread_context.hh" 635245Sgblack@eecs.umich.edu#include "cpu/base.hh" 645245Sgblack@eecs.umich.edu#include "mem/packet_access.hh" 655245Sgblack@eecs.umich.edu#include "mem/request.hh" 665245Sgblack@eecs.umich.edu#include "sim/system.hh" 675245Sgblack@eecs.umich.edu 685245Sgblack@eecs.umich.edunamespace X86ISA { 695245Sgblack@eecs.umich.edu 705245Sgblack@eecs.umich.edu// Unfortunately, the placement of the base field in a page table entry is 715245Sgblack@eecs.umich.edu// very erratic and would make a mess here. It might be moved here at some 725245Sgblack@eecs.umich.edu// point in the future. 735245Sgblack@eecs.umich.eduBitUnion64(PageTableEntry) 745245Sgblack@eecs.umich.edu Bitfield<63> nx; 755245Sgblack@eecs.umich.edu Bitfield<11, 9> avl; 765245Sgblack@eecs.umich.edu Bitfield<8> g; 775245Sgblack@eecs.umich.edu Bitfield<7> ps; 785245Sgblack@eecs.umich.edu Bitfield<6> d; 795245Sgblack@eecs.umich.edu Bitfield<5> a; 805245Sgblack@eecs.umich.edu Bitfield<4> pcd; 815245Sgblack@eecs.umich.edu Bitfield<3> pwt; 825245Sgblack@eecs.umich.edu Bitfield<2> u; 835245Sgblack@eecs.umich.edu Bitfield<1> w; 845245Sgblack@eecs.umich.edu Bitfield<0> p; 855245Sgblack@eecs.umich.eduEndBitUnion(PageTableEntry) 865245Sgblack@eecs.umich.edu 875895Sgblack@eecs.umich.eduFault 885245Sgblack@eecs.umich.eduWalker::doNext(PacketPtr &read, PacketPtr &write) 895245Sgblack@eecs.umich.edu{ 905245Sgblack@eecs.umich.edu assert(state != Ready && state != Waiting); 915245Sgblack@eecs.umich.edu write = NULL; 925245Sgblack@eecs.umich.edu PageTableEntry pte; 935245Sgblack@eecs.umich.edu if (size == 8) 945245Sgblack@eecs.umich.edu pte = read->get<uint64_t>(); 955245Sgblack@eecs.umich.edu else 965245Sgblack@eecs.umich.edu pte = read->get<uint32_t>(); 975245Sgblack@eecs.umich.edu VAddr vaddr = entry.vaddr; 985245Sgblack@eecs.umich.edu bool uncacheable = pte.pcd; 995245Sgblack@eecs.umich.edu Addr nextRead = 0; 1005245Sgblack@eecs.umich.edu bool doWrite = false; 1015245Sgblack@eecs.umich.edu bool badNX = pte.nx && (!tlb->allowNX() || !enableNX); 1025245Sgblack@eecs.umich.edu switch(state) { 1035245Sgblack@eecs.umich.edu case LongPML4: 1045245Sgblack@eecs.umich.edu nextRead = ((uint64_t)pte & (mask(40) << 12)) + vaddr.longl3 * size; 1055245Sgblack@eecs.umich.edu doWrite = !pte.a; 1065245Sgblack@eecs.umich.edu pte.a = 1; 1075245Sgblack@eecs.umich.edu entry.writable = pte.w; 1085245Sgblack@eecs.umich.edu entry.user = pte.u; 1095895Sgblack@eecs.umich.edu if (badNX || !pte.p) { 1105895Sgblack@eecs.umich.edu stop(); 1115895Sgblack@eecs.umich.edu return pageFault(pte.p); 1125895Sgblack@eecs.umich.edu } 1135245Sgblack@eecs.umich.edu entry.noExec = pte.nx; 1145245Sgblack@eecs.umich.edu nextState = LongPDP; 1155245Sgblack@eecs.umich.edu break; 1165245Sgblack@eecs.umich.edu case LongPDP: 1175245Sgblack@eecs.umich.edu nextRead = ((uint64_t)pte & (mask(40) << 12)) + vaddr.longl2 * size; 1185245Sgblack@eecs.umich.edu doWrite = !pte.a; 1195245Sgblack@eecs.umich.edu pte.a = 1; 1205245Sgblack@eecs.umich.edu entry.writable = entry.writable && pte.w; 1215245Sgblack@eecs.umich.edu entry.user = entry.user && pte.u; 1225895Sgblack@eecs.umich.edu if (badNX || !pte.p) { 1235895Sgblack@eecs.umich.edu stop(); 1245895Sgblack@eecs.umich.edu return pageFault(pte.p); 1255895Sgblack@eecs.umich.edu } 1265245Sgblack@eecs.umich.edu nextState = LongPD; 1275245Sgblack@eecs.umich.edu break; 1285245Sgblack@eecs.umich.edu case LongPD: 1295245Sgblack@eecs.umich.edu doWrite = !pte.a; 1305245Sgblack@eecs.umich.edu pte.a = 1; 1315245Sgblack@eecs.umich.edu entry.writable = entry.writable && pte.w; 1325245Sgblack@eecs.umich.edu entry.user = entry.user && pte.u; 1335895Sgblack@eecs.umich.edu if (badNX || !pte.p) { 1345895Sgblack@eecs.umich.edu stop(); 1355895Sgblack@eecs.umich.edu return pageFault(pte.p); 1365895Sgblack@eecs.umich.edu } 1375245Sgblack@eecs.umich.edu if (!pte.ps) { 1385245Sgblack@eecs.umich.edu // 4 KB page 1395245Sgblack@eecs.umich.edu entry.size = 4 * (1 << 10); 1405245Sgblack@eecs.umich.edu nextRead = 1415245Sgblack@eecs.umich.edu ((uint64_t)pte & (mask(40) << 12)) + vaddr.longl1 * size; 1425245Sgblack@eecs.umich.edu nextState = LongPTE; 1435245Sgblack@eecs.umich.edu break; 1445245Sgblack@eecs.umich.edu } else { 1455245Sgblack@eecs.umich.edu // 2 MB page 1465245Sgblack@eecs.umich.edu entry.size = 2 * (1 << 20); 1475245Sgblack@eecs.umich.edu entry.paddr = (uint64_t)pte & (mask(31) << 21); 1485245Sgblack@eecs.umich.edu entry.uncacheable = uncacheable; 1495245Sgblack@eecs.umich.edu entry.global = pte.g; 1505245Sgblack@eecs.umich.edu entry.patBit = bits(pte, 12); 1515245Sgblack@eecs.umich.edu entry.vaddr = entry.vaddr & ~((2 * (1 << 20)) - 1); 1525245Sgblack@eecs.umich.edu tlb->insert(entry.vaddr, entry); 1535895Sgblack@eecs.umich.edu stop(); 1545895Sgblack@eecs.umich.edu return NoFault; 1555245Sgblack@eecs.umich.edu } 1565245Sgblack@eecs.umich.edu case LongPTE: 1575245Sgblack@eecs.umich.edu doWrite = !pte.a; 1585245Sgblack@eecs.umich.edu pte.a = 1; 1595245Sgblack@eecs.umich.edu entry.writable = entry.writable && pte.w; 1605245Sgblack@eecs.umich.edu entry.user = entry.user && pte.u; 1615895Sgblack@eecs.umich.edu if (badNX || !pte.p) { 1625895Sgblack@eecs.umich.edu stop(); 1635895Sgblack@eecs.umich.edu return pageFault(pte.p); 1645895Sgblack@eecs.umich.edu } 1655245Sgblack@eecs.umich.edu entry.paddr = (uint64_t)pte & (mask(40) << 12); 1665245Sgblack@eecs.umich.edu entry.uncacheable = uncacheable; 1675245Sgblack@eecs.umich.edu entry.global = pte.g; 1685245Sgblack@eecs.umich.edu entry.patBit = bits(pte, 12); 1695245Sgblack@eecs.umich.edu entry.vaddr = entry.vaddr & ~((4 * (1 << 10)) - 1); 1705245Sgblack@eecs.umich.edu tlb->insert(entry.vaddr, entry); 1715895Sgblack@eecs.umich.edu stop(); 1725895Sgblack@eecs.umich.edu return NoFault; 1735245Sgblack@eecs.umich.edu case PAEPDP: 1745245Sgblack@eecs.umich.edu nextRead = ((uint64_t)pte & (mask(40) << 12)) + vaddr.pael2 * size; 1755895Sgblack@eecs.umich.edu if (!pte.p) { 1765895Sgblack@eecs.umich.edu stop(); 1775895Sgblack@eecs.umich.edu return pageFault(pte.p); 1785895Sgblack@eecs.umich.edu } 1795245Sgblack@eecs.umich.edu nextState = PAEPD; 1805245Sgblack@eecs.umich.edu break; 1815245Sgblack@eecs.umich.edu case PAEPD: 1825245Sgblack@eecs.umich.edu doWrite = !pte.a; 1835245Sgblack@eecs.umich.edu pte.a = 1; 1845245Sgblack@eecs.umich.edu entry.writable = pte.w; 1855245Sgblack@eecs.umich.edu entry.user = pte.u; 1865895Sgblack@eecs.umich.edu if (badNX || !pte.p) { 1875895Sgblack@eecs.umich.edu stop(); 1885895Sgblack@eecs.umich.edu return pageFault(pte.p); 1895895Sgblack@eecs.umich.edu } 1905245Sgblack@eecs.umich.edu if (!pte.ps) { 1915245Sgblack@eecs.umich.edu // 4 KB page 1925245Sgblack@eecs.umich.edu entry.size = 4 * (1 << 10); 1935245Sgblack@eecs.umich.edu nextRead = ((uint64_t)pte & (mask(40) << 12)) + vaddr.pael1 * size; 1945245Sgblack@eecs.umich.edu nextState = PAEPTE; 1955245Sgblack@eecs.umich.edu break; 1965245Sgblack@eecs.umich.edu } else { 1975245Sgblack@eecs.umich.edu // 2 MB page 1985245Sgblack@eecs.umich.edu entry.size = 2 * (1 << 20); 1995245Sgblack@eecs.umich.edu entry.paddr = (uint64_t)pte & (mask(31) << 21); 2005245Sgblack@eecs.umich.edu entry.uncacheable = uncacheable; 2015245Sgblack@eecs.umich.edu entry.global = pte.g; 2025245Sgblack@eecs.umich.edu entry.patBit = bits(pte, 12); 2035245Sgblack@eecs.umich.edu entry.vaddr = entry.vaddr & ~((2 * (1 << 20)) - 1); 2045245Sgblack@eecs.umich.edu tlb->insert(entry.vaddr, entry); 2055895Sgblack@eecs.umich.edu stop(); 2065895Sgblack@eecs.umich.edu return NoFault; 2075245Sgblack@eecs.umich.edu } 2085245Sgblack@eecs.umich.edu case PAEPTE: 2095245Sgblack@eecs.umich.edu doWrite = !pte.a; 2105245Sgblack@eecs.umich.edu pte.a = 1; 2115245Sgblack@eecs.umich.edu entry.writable = entry.writable && pte.w; 2125245Sgblack@eecs.umich.edu entry.user = entry.user && pte.u; 2135895Sgblack@eecs.umich.edu if (badNX || !pte.p) { 2145895Sgblack@eecs.umich.edu stop(); 2155895Sgblack@eecs.umich.edu return pageFault(pte.p); 2165895Sgblack@eecs.umich.edu } 2175245Sgblack@eecs.umich.edu entry.paddr = (uint64_t)pte & (mask(40) << 12); 2185245Sgblack@eecs.umich.edu entry.uncacheable = uncacheable; 2195245Sgblack@eecs.umich.edu entry.global = pte.g; 2205245Sgblack@eecs.umich.edu entry.patBit = bits(pte, 7); 2215245Sgblack@eecs.umich.edu entry.vaddr = entry.vaddr & ~((4 * (1 << 10)) - 1); 2225245Sgblack@eecs.umich.edu tlb->insert(entry.vaddr, entry); 2235895Sgblack@eecs.umich.edu stop(); 2245895Sgblack@eecs.umich.edu return NoFault; 2255245Sgblack@eecs.umich.edu case PSEPD: 2265245Sgblack@eecs.umich.edu doWrite = !pte.a; 2275245Sgblack@eecs.umich.edu pte.a = 1; 2285245Sgblack@eecs.umich.edu entry.writable = pte.w; 2295245Sgblack@eecs.umich.edu entry.user = pte.u; 2305895Sgblack@eecs.umich.edu if (!pte.p) { 2315895Sgblack@eecs.umich.edu stop(); 2325895Sgblack@eecs.umich.edu return pageFault(pte.p); 2335895Sgblack@eecs.umich.edu } 2345245Sgblack@eecs.umich.edu if (!pte.ps) { 2355245Sgblack@eecs.umich.edu // 4 KB page 2365245Sgblack@eecs.umich.edu entry.size = 4 * (1 << 10); 2375245Sgblack@eecs.umich.edu nextRead = 2385245Sgblack@eecs.umich.edu ((uint64_t)pte & (mask(20) << 12)) + vaddr.norml2 * size; 2395245Sgblack@eecs.umich.edu nextState = PTE; 2405245Sgblack@eecs.umich.edu break; 2415245Sgblack@eecs.umich.edu } else { 2425245Sgblack@eecs.umich.edu // 4 MB page 2435245Sgblack@eecs.umich.edu entry.size = 4 * (1 << 20); 2445245Sgblack@eecs.umich.edu entry.paddr = bits(pte, 20, 13) << 32 | bits(pte, 31, 22) << 22; 2455245Sgblack@eecs.umich.edu entry.uncacheable = uncacheable; 2465245Sgblack@eecs.umich.edu entry.global = pte.g; 2475245Sgblack@eecs.umich.edu entry.patBit = bits(pte, 12); 2485245Sgblack@eecs.umich.edu entry.vaddr = entry.vaddr & ~((4 * (1 << 20)) - 1); 2495245Sgblack@eecs.umich.edu tlb->insert(entry.vaddr, entry); 2505895Sgblack@eecs.umich.edu stop(); 2515895Sgblack@eecs.umich.edu return NoFault; 2525245Sgblack@eecs.umich.edu } 2535245Sgblack@eecs.umich.edu case PD: 2545245Sgblack@eecs.umich.edu doWrite = !pte.a; 2555245Sgblack@eecs.umich.edu pte.a = 1; 2565245Sgblack@eecs.umich.edu entry.writable = pte.w; 2575245Sgblack@eecs.umich.edu entry.user = pte.u; 2585895Sgblack@eecs.umich.edu if (!pte.p) { 2595895Sgblack@eecs.umich.edu stop(); 2605895Sgblack@eecs.umich.edu return pageFault(pte.p); 2615895Sgblack@eecs.umich.edu } 2625245Sgblack@eecs.umich.edu // 4 KB page 2635245Sgblack@eecs.umich.edu entry.size = 4 * (1 << 10); 2645245Sgblack@eecs.umich.edu nextRead = ((uint64_t)pte & (mask(20) << 12)) + vaddr.norml2 * size; 2655245Sgblack@eecs.umich.edu nextState = PTE; 2665245Sgblack@eecs.umich.edu break; 2675245Sgblack@eecs.umich.edu case PTE: 2685245Sgblack@eecs.umich.edu doWrite = !pte.a; 2695245Sgblack@eecs.umich.edu pte.a = 1; 2705245Sgblack@eecs.umich.edu entry.writable = pte.w; 2715245Sgblack@eecs.umich.edu entry.user = pte.u; 2725895Sgblack@eecs.umich.edu if (!pte.p) { 2735895Sgblack@eecs.umich.edu stop(); 2745895Sgblack@eecs.umich.edu return pageFault(pte.p); 2755895Sgblack@eecs.umich.edu } 2765245Sgblack@eecs.umich.edu entry.paddr = (uint64_t)pte & (mask(20) << 12); 2775245Sgblack@eecs.umich.edu entry.uncacheable = uncacheable; 2785245Sgblack@eecs.umich.edu entry.global = pte.g; 2795245Sgblack@eecs.umich.edu entry.patBit = bits(pte, 7); 2805245Sgblack@eecs.umich.edu entry.vaddr = entry.vaddr & ~((4 * (1 << 10)) - 1); 2815245Sgblack@eecs.umich.edu tlb->insert(entry.vaddr, entry); 2825895Sgblack@eecs.umich.edu stop(); 2835895Sgblack@eecs.umich.edu return NoFault; 2845245Sgblack@eecs.umich.edu default: 2855245Sgblack@eecs.umich.edu panic("Unknown page table walker state %d!\n"); 2865245Sgblack@eecs.umich.edu } 2875245Sgblack@eecs.umich.edu PacketPtr oldRead = read; 2885245Sgblack@eecs.umich.edu //If we didn't return, we're setting up another read. 2895736Snate@binkert.org Request::Flags flags = oldRead->req->getFlags(); 2905736Snate@binkert.org flags.set(Request::UNCACHEABLE, uncacheable); 2915245Sgblack@eecs.umich.edu RequestPtr request = 2925245Sgblack@eecs.umich.edu new Request(nextRead, oldRead->getSize(), flags); 2935245Sgblack@eecs.umich.edu read = new Packet(request, MemCmd::ReadExReq, Packet::Broadcast); 2945245Sgblack@eecs.umich.edu read->allocate(); 2955245Sgblack@eecs.umich.edu //If we need to write, adjust the read packet to write the modified value 2965245Sgblack@eecs.umich.edu //back to memory. 2975245Sgblack@eecs.umich.edu if (doWrite) { 2985245Sgblack@eecs.umich.edu write = oldRead; 2995245Sgblack@eecs.umich.edu write->set<uint64_t>(pte); 3005245Sgblack@eecs.umich.edu write->cmd = MemCmd::WriteReq; 3015245Sgblack@eecs.umich.edu write->setDest(Packet::Broadcast); 3025245Sgblack@eecs.umich.edu } else { 3035245Sgblack@eecs.umich.edu write = NULL; 3045245Sgblack@eecs.umich.edu delete oldRead->req; 3055245Sgblack@eecs.umich.edu delete oldRead; 3065245Sgblack@eecs.umich.edu } 3075895Sgblack@eecs.umich.edu return NoFault; 3085245Sgblack@eecs.umich.edu} 3095245Sgblack@eecs.umich.edu 3105895Sgblack@eecs.umich.eduFault 3115895Sgblack@eecs.umich.eduWalker::start(ThreadContext * _tc, BaseTLB::Translation *_translation, 3125895Sgblack@eecs.umich.edu RequestPtr _req, bool _write, bool _execute) 3135245Sgblack@eecs.umich.edu{ 3145245Sgblack@eecs.umich.edu assert(state == Ready); 3155245Sgblack@eecs.umich.edu assert(!tc); 3165245Sgblack@eecs.umich.edu tc = _tc; 3175895Sgblack@eecs.umich.edu req = _req; 3185895Sgblack@eecs.umich.edu Addr vaddr = req->getVaddr(); 3195881Sgblack@eecs.umich.edu execute = _execute; 3205881Sgblack@eecs.umich.edu write = _write; 3215895Sgblack@eecs.umich.edu translation = _translation; 3225245Sgblack@eecs.umich.edu 3235245Sgblack@eecs.umich.edu VAddr addr = vaddr; 3245245Sgblack@eecs.umich.edu 3255245Sgblack@eecs.umich.edu //Figure out what we're doing. 3265245Sgblack@eecs.umich.edu CR3 cr3 = tc->readMiscRegNoEffect(MISCREG_CR3); 3275245Sgblack@eecs.umich.edu Addr top = 0; 3285245Sgblack@eecs.umich.edu // Check if we're in long mode or not 3295245Sgblack@eecs.umich.edu Efer efer = tc->readMiscRegNoEffect(MISCREG_EFER); 3305245Sgblack@eecs.umich.edu size = 8; 3315245Sgblack@eecs.umich.edu if (efer.lma) { 3325245Sgblack@eecs.umich.edu // Do long mode. 3335245Sgblack@eecs.umich.edu state = LongPML4; 3345245Sgblack@eecs.umich.edu top = (cr3.longPdtb << 12) + addr.longl4 * size; 3355895Sgblack@eecs.umich.edu enableNX = efer.nxe; 3365245Sgblack@eecs.umich.edu } else { 3375245Sgblack@eecs.umich.edu // We're in some flavor of legacy mode. 3385245Sgblack@eecs.umich.edu CR4 cr4 = tc->readMiscRegNoEffect(MISCREG_CR4); 3395245Sgblack@eecs.umich.edu if (cr4.pae) { 3405245Sgblack@eecs.umich.edu // Do legacy PAE. 3415245Sgblack@eecs.umich.edu state = PAEPDP; 3425245Sgblack@eecs.umich.edu top = (cr3.paePdtb << 5) + addr.pael3 * size; 3435895Sgblack@eecs.umich.edu enableNX = efer.nxe; 3445245Sgblack@eecs.umich.edu } else { 3455245Sgblack@eecs.umich.edu size = 4; 3465245Sgblack@eecs.umich.edu top = (cr3.pdtb << 12) + addr.norml2 * size; 3475245Sgblack@eecs.umich.edu if (cr4.pse) { 3485245Sgblack@eecs.umich.edu // Do legacy PSE. 3495245Sgblack@eecs.umich.edu state = PSEPD; 3505245Sgblack@eecs.umich.edu } else { 3515245Sgblack@eecs.umich.edu // Do legacy non PSE. 3525245Sgblack@eecs.umich.edu state = PD; 3535245Sgblack@eecs.umich.edu } 3545895Sgblack@eecs.umich.edu enableNX = false; 3555245Sgblack@eecs.umich.edu } 3565245Sgblack@eecs.umich.edu } 3575245Sgblack@eecs.umich.edu 3585245Sgblack@eecs.umich.edu nextState = Ready; 3595245Sgblack@eecs.umich.edu entry.vaddr = vaddr; 3605245Sgblack@eecs.umich.edu 3615736Snate@binkert.org Request::Flags flags = Request::PHYSICAL; 3625736Snate@binkert.org if (cr3.pcd) 3635736Snate@binkert.org flags.set(Request::UNCACHEABLE); 3645736Snate@binkert.org RequestPtr request = new Request(top, size, flags); 3655245Sgblack@eecs.umich.edu read = new Packet(request, MemCmd::ReadExReq, Packet::Broadcast); 3665245Sgblack@eecs.umich.edu read->allocate(); 3675245Sgblack@eecs.umich.edu Enums::MemoryMode memMode = sys->getMemoryMode(); 3685245Sgblack@eecs.umich.edu if (memMode == Enums::timing) { 3695895Sgblack@eecs.umich.edu timingFault = NoFault; 3705245Sgblack@eecs.umich.edu port.sendTiming(read); 3715245Sgblack@eecs.umich.edu } else if (memMode == Enums::atomic) { 3725895Sgblack@eecs.umich.edu Fault fault; 3735245Sgblack@eecs.umich.edu do { 3745245Sgblack@eecs.umich.edu port.sendAtomic(read); 3755245Sgblack@eecs.umich.edu PacketPtr write = NULL; 3765895Sgblack@eecs.umich.edu fault = doNext(read, write); 3775895Sgblack@eecs.umich.edu assert(fault == NoFault || read == NULL); 3785245Sgblack@eecs.umich.edu state = nextState; 3795245Sgblack@eecs.umich.edu nextState = Ready; 3805245Sgblack@eecs.umich.edu if (write) 3815245Sgblack@eecs.umich.edu port.sendAtomic(write); 3825245Sgblack@eecs.umich.edu } while(read); 3835245Sgblack@eecs.umich.edu tc = NULL; 3845245Sgblack@eecs.umich.edu state = Ready; 3855245Sgblack@eecs.umich.edu nextState = Waiting; 3865895Sgblack@eecs.umich.edu return fault; 3875245Sgblack@eecs.umich.edu } else { 3885245Sgblack@eecs.umich.edu panic("Unrecognized memory system mode.\n"); 3895245Sgblack@eecs.umich.edu } 3905895Sgblack@eecs.umich.edu return NoFault; 3915245Sgblack@eecs.umich.edu} 3925245Sgblack@eecs.umich.edu 3935245Sgblack@eecs.umich.edubool 3945245Sgblack@eecs.umich.eduWalker::WalkerPort::recvTiming(PacketPtr pkt) 3955245Sgblack@eecs.umich.edu{ 3965245Sgblack@eecs.umich.edu return walker->recvTiming(pkt); 3975245Sgblack@eecs.umich.edu} 3985245Sgblack@eecs.umich.edu 3995245Sgblack@eecs.umich.edubool 4005245Sgblack@eecs.umich.eduWalker::recvTiming(PacketPtr pkt) 4015245Sgblack@eecs.umich.edu{ 4025245Sgblack@eecs.umich.edu inflight--; 4035245Sgblack@eecs.umich.edu if (pkt->isResponse() && !pkt->wasNacked()) { 4045245Sgblack@eecs.umich.edu if (pkt->isRead()) { 4055245Sgblack@eecs.umich.edu assert(inflight); 4065245Sgblack@eecs.umich.edu assert(state == Waiting); 4075245Sgblack@eecs.umich.edu assert(!read); 4085245Sgblack@eecs.umich.edu state = nextState; 4095245Sgblack@eecs.umich.edu nextState = Ready; 4105245Sgblack@eecs.umich.edu PacketPtr write = NULL; 4115895Sgblack@eecs.umich.edu timingFault = doNext(pkt, write); 4125245Sgblack@eecs.umich.edu state = Waiting; 4135245Sgblack@eecs.umich.edu read = pkt; 4145895Sgblack@eecs.umich.edu assert(timingFault == NoFault || read == NULL); 4155245Sgblack@eecs.umich.edu if (write) { 4165245Sgblack@eecs.umich.edu writes.push_back(write); 4175245Sgblack@eecs.umich.edu } 4185245Sgblack@eecs.umich.edu sendPackets(); 4195245Sgblack@eecs.umich.edu } else { 4205245Sgblack@eecs.umich.edu sendPackets(); 4215245Sgblack@eecs.umich.edu } 4225245Sgblack@eecs.umich.edu if (inflight == 0 && read == NULL && writes.size() == 0) { 4235245Sgblack@eecs.umich.edu tc = NULL; 4245245Sgblack@eecs.umich.edu state = Ready; 4255245Sgblack@eecs.umich.edu nextState = Waiting; 4265895Sgblack@eecs.umich.edu if (timingFault == NoFault) { 4275895Sgblack@eecs.umich.edu /* 4285895Sgblack@eecs.umich.edu * Finish the translation. Now that we now the right entry is 4295895Sgblack@eecs.umich.edu * in the TLB, this should work with no memory accesses. 4305895Sgblack@eecs.umich.edu * There could be new faults unrelated to the table walk like 4315895Sgblack@eecs.umich.edu * permissions violations, so we'll need the return value as 4325895Sgblack@eecs.umich.edu * well. 4335895Sgblack@eecs.umich.edu */ 4345895Sgblack@eecs.umich.edu bool delayedResponse; 4355895Sgblack@eecs.umich.edu Fault fault = tlb->translate(req, tc, NULL, write, execute, 4365895Sgblack@eecs.umich.edu delayedResponse, true); 4375895Sgblack@eecs.umich.edu assert(!delayedResponse); 4385895Sgblack@eecs.umich.edu // Let the CPU continue. 4395895Sgblack@eecs.umich.edu translation->finish(fault, req, tc, write); 4405895Sgblack@eecs.umich.edu } else { 4415895Sgblack@eecs.umich.edu // There was a fault during the walk. Let the CPU know. 4425895Sgblack@eecs.umich.edu translation->finish(timingFault, req, tc, write); 4435895Sgblack@eecs.umich.edu } 4445245Sgblack@eecs.umich.edu } 4455245Sgblack@eecs.umich.edu } else if (pkt->wasNacked()) { 4465245Sgblack@eecs.umich.edu pkt->reinitNacked(); 4475245Sgblack@eecs.umich.edu if (!port.sendTiming(pkt)) { 4485245Sgblack@eecs.umich.edu retrying = true; 4495245Sgblack@eecs.umich.edu if (pkt->isWrite()) { 4505245Sgblack@eecs.umich.edu writes.push_back(pkt); 4515245Sgblack@eecs.umich.edu } else { 4525245Sgblack@eecs.umich.edu assert(!read); 4535245Sgblack@eecs.umich.edu read = pkt; 4545245Sgblack@eecs.umich.edu } 4555245Sgblack@eecs.umich.edu } else { 4565245Sgblack@eecs.umich.edu inflight++; 4575245Sgblack@eecs.umich.edu } 4585245Sgblack@eecs.umich.edu } 4595245Sgblack@eecs.umich.edu return true; 4605245Sgblack@eecs.umich.edu} 4615245Sgblack@eecs.umich.edu 4625245Sgblack@eecs.umich.eduTick 4635245Sgblack@eecs.umich.eduWalker::WalkerPort::recvAtomic(PacketPtr pkt) 4645245Sgblack@eecs.umich.edu{ 4655245Sgblack@eecs.umich.edu return 0; 4665245Sgblack@eecs.umich.edu} 4675245Sgblack@eecs.umich.edu 4685245Sgblack@eecs.umich.eduvoid 4695245Sgblack@eecs.umich.eduWalker::WalkerPort::recvFunctional(PacketPtr pkt) 4705245Sgblack@eecs.umich.edu{ 4715245Sgblack@eecs.umich.edu return; 4725245Sgblack@eecs.umich.edu} 4735245Sgblack@eecs.umich.edu 4745245Sgblack@eecs.umich.eduvoid 4755245Sgblack@eecs.umich.eduWalker::WalkerPort::recvStatusChange(Status status) 4765245Sgblack@eecs.umich.edu{ 4775245Sgblack@eecs.umich.edu if (status == RangeChange) { 4785245Sgblack@eecs.umich.edu if (!snoopRangeSent) { 4795245Sgblack@eecs.umich.edu snoopRangeSent = true; 4805245Sgblack@eecs.umich.edu sendStatusChange(Port::RangeChange); 4815245Sgblack@eecs.umich.edu } 4825245Sgblack@eecs.umich.edu return; 4835245Sgblack@eecs.umich.edu } 4845245Sgblack@eecs.umich.edu 4855245Sgblack@eecs.umich.edu panic("Unexpected recvStatusChange.\n"); 4865245Sgblack@eecs.umich.edu} 4875245Sgblack@eecs.umich.edu 4885245Sgblack@eecs.umich.eduvoid 4895245Sgblack@eecs.umich.eduWalker::WalkerPort::recvRetry() 4905245Sgblack@eecs.umich.edu{ 4915245Sgblack@eecs.umich.edu walker->recvRetry(); 4925245Sgblack@eecs.umich.edu} 4935245Sgblack@eecs.umich.edu 4945245Sgblack@eecs.umich.eduvoid 4955245Sgblack@eecs.umich.eduWalker::recvRetry() 4965245Sgblack@eecs.umich.edu{ 4975245Sgblack@eecs.umich.edu retrying = false; 4985245Sgblack@eecs.umich.edu sendPackets(); 4995245Sgblack@eecs.umich.edu} 5005245Sgblack@eecs.umich.edu 5015245Sgblack@eecs.umich.eduvoid 5025245Sgblack@eecs.umich.eduWalker::sendPackets() 5035245Sgblack@eecs.umich.edu{ 5045245Sgblack@eecs.umich.edu //If we're already waiting for the port to become available, just return. 5055245Sgblack@eecs.umich.edu if (retrying) 5065245Sgblack@eecs.umich.edu return; 5075245Sgblack@eecs.umich.edu 5085245Sgblack@eecs.umich.edu //Reads always have priority 5095245Sgblack@eecs.umich.edu if (read) { 5105245Sgblack@eecs.umich.edu if (!port.sendTiming(read)) { 5115245Sgblack@eecs.umich.edu retrying = true; 5125245Sgblack@eecs.umich.edu return; 5135245Sgblack@eecs.umich.edu } else { 5145245Sgblack@eecs.umich.edu inflight++; 5155245Sgblack@eecs.umich.edu delete read->req; 5165245Sgblack@eecs.umich.edu delete read; 5175245Sgblack@eecs.umich.edu read = NULL; 5185245Sgblack@eecs.umich.edu } 5195245Sgblack@eecs.umich.edu } 5205245Sgblack@eecs.umich.edu //Send off as many of the writes as we can. 5215245Sgblack@eecs.umich.edu while (writes.size()) { 5225245Sgblack@eecs.umich.edu PacketPtr write = writes.back(); 5235245Sgblack@eecs.umich.edu if (!port.sendTiming(write)) { 5245245Sgblack@eecs.umich.edu retrying = true; 5255245Sgblack@eecs.umich.edu return; 5265245Sgblack@eecs.umich.edu } else { 5275245Sgblack@eecs.umich.edu inflight++; 5285245Sgblack@eecs.umich.edu delete write->req; 5295245Sgblack@eecs.umich.edu delete write; 5305245Sgblack@eecs.umich.edu writes.pop_back(); 5315245Sgblack@eecs.umich.edu } 5325245Sgblack@eecs.umich.edu } 5335245Sgblack@eecs.umich.edu} 5345245Sgblack@eecs.umich.edu 5355245Sgblack@eecs.umich.eduPort * 5365245Sgblack@eecs.umich.eduWalker::getPort(const std::string &if_name, int idx) 5375245Sgblack@eecs.umich.edu{ 5385245Sgblack@eecs.umich.edu if (if_name == "port") 5395245Sgblack@eecs.umich.edu return &port; 5405245Sgblack@eecs.umich.edu else 5415245Sgblack@eecs.umich.edu panic("No page table walker port named %s!\n", if_name); 5425245Sgblack@eecs.umich.edu} 5435245Sgblack@eecs.umich.edu 5445895Sgblack@eecs.umich.eduFault 5455895Sgblack@eecs.umich.eduWalker::pageFault(bool present) 5465895Sgblack@eecs.umich.edu{ 5475895Sgblack@eecs.umich.edu HandyM5Reg m5reg = tc->readMiscRegNoEffect(MISCREG_M5_REG); 5485895Sgblack@eecs.umich.edu return new PageFault(entry.vaddr, present, write, 5495895Sgblack@eecs.umich.edu m5reg.cpl == 3, false, execute && enableNX); 5505895Sgblack@eecs.umich.edu} 5515895Sgblack@eecs.umich.edu 5525245Sgblack@eecs.umich.edu} 5535245Sgblack@eecs.umich.edu 5545245Sgblack@eecs.umich.eduX86ISA::Walker * 5555245Sgblack@eecs.umich.eduX86PagetableWalkerParams::create() 5565245Sgblack@eecs.umich.edu{ 5575245Sgblack@eecs.umich.edu return new X86ISA::Walker(this); 5585245Sgblack@eecs.umich.edu} 559