isa_traits.hh revision 4581:23166f771fa4 
1/*
2 * Copyright (c) 2007 The Hewlett-Packard Development Company
3 * All rights reserved.
4 *
5 * Redistribution and use of this software in source and binary forms,
6 * with or without modification, are permitted provided that the
7 * following conditions are met:
8 *
9 * The software must be used only for Non-Commercial Use which means any
10 * use which is NOT directed to receiving any direct monetary
11 * compensation for, or commercial advantage from such use.  Illustrative
12 * examples of non-commercial use are academic research, personal study,
13 * teaching, education and corporate research & development.
14 * Illustrative examples of commercial use are distributing products for
15 * commercial advantage and providing services using the software for
16 * commercial advantage.
17 *
18 * If you wish to use this software or functionality therein that may be
19 * covered by patents for commercial use, please contact:
20 *     Director of Intellectual Property Licensing
21 *     Office of Strategy and Technology
22 *     Hewlett-Packard Company
23 *     1501 Page Mill Road
24 *     Palo Alto, California  94304
25 *
26 * Redistributions of source code must retain the above copyright notice,
27 * this list of conditions and the following disclaimer.  Redistributions
28 * in binary form must reproduce the above copyright notice, this list of
29 * conditions and the following disclaimer in the documentation and/or
30 * other materials provided with the distribution.  Neither the name of
31 * the COPYRIGHT HOLDER(s), HEWLETT-PACKARD COMPANY, nor the names of its
32 * contributors may be used to endorse or promote products derived from
33 * this software without specific prior written permission.  No right of
34 * sublicense is granted herewith.  Derivatives of the software and
35 * output created using the software may be prepared, but only for
36 * Non-Commercial Uses.  Derivatives of the software may be shared with
37 * others provided: (i) the others agree to abide by the list of
38 * conditions herein which includes the Non-Commercial Use restrictions;
39 * and (ii) such Derivatives of the software include the above copyright
40 * notice to acknowledge the contribution from this software where
41 * applicable, this list of conditions and the disclaimer below.
42 *
43 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
44 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
45 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
46 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
47 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
48 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
49 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
50 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
51 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
52 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
53 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
54 *
55 * Authors: Gabe Black
56 */
57
58#ifndef __ARCH_X86_ISATRAITS_HH__
59#define __ARCH_X86_ISATRAITS_HH__
60
61#include "arch/x86/intregs.hh"
62#include "arch/x86/types.hh"
63#include "arch/x86/x86_traits.hh"
64
65class StaticInstPtr;
66
67namespace LittleEndianGuest {}
68
69namespace X86ISA
70{
71    //This makes sure the little endian version of certain functions
72    //are used.
73    using namespace LittleEndianGuest;
74
75    // X86 does not have a delay slot
76#define ISA_HAS_DELAY_SLOT 0
77
78    // X86 NOP (XCHG rAX, rAX)
79    //XXX This needs to be set to an intermediate instruction struct
80    //which encodes this instruction
81
82    // These enumerate all the registers for dependence tracking.
83    enum DependenceTags {
84        //There are 16 microcode registers at the moment
85        FP_Base_DepTag = 32,
86        Ctrl_Base_DepTag =
87            FP_Base_DepTag +
88            //mmx/x87 registers
89            8 +
90            //xmm registers
91            16
92    };
93
94    // semantically meaningful register indices
95    //There is no such register in X86
96    const int ZeroReg = 0;
97    const int StackPointerReg = INTREG_RSP;
98    //X86 doesn't seem to have a link register
99    const int ReturnAddressReg = 0;
100    const int ReturnValueReg = INTREG_RAX;
101    const int FramePointerReg = INTREG_RBP;
102    const int ArgumentReg0 = INTREG_RDI;
103    const int ArgumentReg1 = INTREG_RSI;
104    const int ArgumentReg2 = INTREG_RDX;
105    const int ArgumentReg3 = INTREG_RCX;
106    const int ArgumentReg4 = INTREG_R8W;
107    const int ArgumentReg5 = INTREG_R9W;
108
109    // Some OS syscalls use a second register (rdx) to return a second
110    // value
111    const int SyscallPseudoReturnReg = INTREG_RDX;
112
113    //XXX These numbers are bogus
114    const int MaxInstSrcRegs = 10;
115    const int MaxInstDestRegs = 10;
116
117    //4k. This value is not constant on x86.
118    const int LogVMPageSize = 12;
119    const int VMPageSize = (1 << LogVMPageSize);
120
121    const int PageShift = 13;
122    const int PageBytes = 1ULL << PageShift;
123
124    const int BranchPredAddrShiftAmt = 0;
125
126    StaticInstPtr decodeInst(ExtMachInst);
127};
128
129#endif // __ARCH_X86_ISATRAITS_HH__
130