faults.cc revision 11793:ef606668d247 
1/*
2 * Copyright (c) 2007 The Hewlett-Packard Development Company
3 * All rights reserved.
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
9 * licensed hereunder.  You may use the software subject to the license
10 * terms below provided that you ensure that this notice is replicated
11 * unmodified and in its entirety in all distributions of the software,
12 * modified or unmodified, in source code or in binary form.
13 *
14 * Copyright (c) 2003-2007 The Regents of The University of Michigan
15 * All rights reserved.
16 *
17 * Redistribution and use in source and binary forms, with or without
18 * modification, are permitted provided that the following conditions are
19 * met: redistributions of source code must retain the above copyright
20 * notice, this list of conditions and the following disclaimer;
21 * redistributions in binary form must reproduce the above copyright
22 * notice, this list of conditions and the following disclaimer in the
23 * documentation and/or other materials provided with the distribution;
24 * neither the name of the copyright holders nor the names of its
25 * contributors may be used to endorse or promote products derived from
26 * this software without specific prior written permission.
27 *
28 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
29 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
30 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
31 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
32 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
33 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
34 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
35 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
36 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
37 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
38 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39 *
40 * Authors: Gabe Black
41 */
42
43#include "arch/x86/faults.hh"
44
45#include "arch/x86/generated/decoder.hh"
46#include "arch/x86/isa_traits.hh"
47#include "base/trace.hh"
48#include "cpu/thread_context.hh"
49#include "debug/Faults.hh"
50#include "sim/full_system.hh"
51
52namespace X86ISA
53{
54    void X86FaultBase::invoke(ThreadContext * tc, const StaticInstPtr &inst)
55    {
56        if (!FullSystem) {
57            FaultBase::invoke(tc, inst);
58            return;
59        }
60
61        PCState pcState = tc->pcState();
62        Addr pc = pcState.pc();
63        DPRINTF(Faults, "RIP %#x: vector %d: %s\n",
64                pc, vector, describe());
65        using namespace X86ISAInst::RomLabels;
66        HandyM5Reg m5reg = tc->readMiscRegNoEffect(MISCREG_M5_REG);
67        MicroPC entry;
68        if (m5reg.mode == LongMode) {
69            if (isSoft()) {
70                entry = extern_label_longModeSoftInterrupt;
71            } else {
72                entry = extern_label_longModeInterrupt;
73            }
74        } else {
75            entry = extern_label_legacyModeInterrupt;
76        }
77        tc->setIntReg(INTREG_MICRO(1), vector);
78        tc->setIntReg(INTREG_MICRO(7), pc);
79        if (errorCode != (uint64_t)(-1)) {
80            if (m5reg.mode == LongMode) {
81                entry = extern_label_longModeInterruptWithError;
82            } else {
83                panic("Legacy mode interrupts with error codes "
84                        "aren't implementde.\n");
85            }
86            // Software interrupts shouldn't have error codes. If one
87            // does, there would need to be microcode to set it up.
88            assert(!isSoft());
89            tc->setIntReg(INTREG_MICRO(15), errorCode);
90        }
91        pcState.upc(romMicroPC(entry));
92        pcState.nupc(romMicroPC(entry) + 1);
93        tc->pcState(pcState);
94    }
95
96    std::string
97    X86FaultBase::describe() const
98    {
99        std::stringstream ss;
100        ccprintf(ss, "%s", mnemonic());
101        if (errorCode != (uint64_t)(-1)) {
102            ccprintf(ss, "(%#x)", errorCode);
103        }
104
105        return ss.str();
106    }
107
108    void X86Trap::invoke(ThreadContext * tc, const StaticInstPtr &inst)
109    {
110        X86FaultBase::invoke(tc);
111        if (!FullSystem)
112            return;
113
114        // This is the same as a fault, but it happens -after- the
115        // instruction.
116        PCState pc = tc->pcState();
117        pc.uEnd();
118    }
119
120    void X86Abort::invoke(ThreadContext * tc, const StaticInstPtr &inst)
121    {
122        panic("Abort exception!");
123    }
124
125    void
126    InvalidOpcode::invoke(ThreadContext * tc, const StaticInstPtr &inst)
127    {
128        if (FullSystem) {
129            X86Fault::invoke(tc, inst);
130        } else {
131            panic("Unrecognized/invalid instruction executed:\n %s",
132                    inst->machInst);
133        }
134    }
135
136    void PageFault::invoke(ThreadContext * tc, const StaticInstPtr &inst)
137    {
138        if (FullSystem) {
139            /* Invalidate any matching TLB entries before handling the page fault */
140            tc->getITBPtr()->demapPage(addr, 0);
141            tc->getDTBPtr()->demapPage(addr, 0);
142            HandyM5Reg m5reg = tc->readMiscRegNoEffect(MISCREG_M5_REG);
143            X86FaultBase::invoke(tc);
144            /*
145             * If something bad happens while trying to enter the page fault
146             * handler, I'm pretty sure that's a double fault and then all
147             * bets are off. That means it should be safe to update this
148             * state now.
149             */
150            if (m5reg.mode == LongMode) {
151                tc->setMiscReg(MISCREG_CR2, addr);
152            } else {
153                tc->setMiscReg(MISCREG_CR2, (uint32_t)addr);
154            }
155        } else {
156            PageFaultErrorCode code = errorCode;
157            const char *modeStr = "";
158            if (code.fetch)
159                modeStr = "execute";
160            else if (code.write)
161                modeStr = "write";
162            else
163                modeStr = "read";
164            panic("Tried to %s unmapped address %#x.\n", modeStr, addr);
165        }
166    }
167
168    std::string
169    PageFault::describe() const
170    {
171        std::stringstream ss;
172        ccprintf(ss, "%s at %#x", X86FaultBase::describe(), addr);
173        return ss.str();
174    }
175
176    void
177    InitInterrupt::invoke(ThreadContext *tc, const StaticInstPtr &inst)
178    {
179        DPRINTF(Faults, "Init interrupt.\n");
180        // The otherwise unmodified integer registers should be set to 0.
181        for (int index = 0; index < NUM_INTREGS; index++) {
182            tc->setIntReg(index, 0);
183        }
184
185        CR0 cr0 = tc->readMiscReg(MISCREG_CR0);
186        CR0 newCR0 = 1 << 4;
187        newCR0.cd = cr0.cd;
188        newCR0.nw = cr0.nw;
189        tc->setMiscReg(MISCREG_CR0, newCR0);
190        tc->setMiscReg(MISCREG_CR2, 0);
191        tc->setMiscReg(MISCREG_CR3, 0);
192        tc->setMiscReg(MISCREG_CR4, 0);
193
194        tc->setMiscReg(MISCREG_RFLAGS, 0x0000000000000002ULL);
195
196        tc->setMiscReg(MISCREG_EFER, 0);
197
198        SegAttr dataAttr = 0;
199        dataAttr.dpl = 0;
200        dataAttr.unusable = 0;
201        dataAttr.defaultSize = 0;
202        dataAttr.longMode = 0;
203        dataAttr.avl = 0;
204        dataAttr.granularity = 0;
205        dataAttr.present = 1;
206        dataAttr.type = 3;
207        dataAttr.writable = 1;
208        dataAttr.readable = 1;
209        dataAttr.expandDown = 0;
210        dataAttr.system = 1;
211
212        for (int seg = 0; seg != NUM_SEGMENTREGS; seg++) {
213            tc->setMiscReg(MISCREG_SEG_SEL(seg), 0);
214            tc->setMiscReg(MISCREG_SEG_BASE(seg), 0);
215            tc->setMiscReg(MISCREG_SEG_EFF_BASE(seg), 0);
216            tc->setMiscReg(MISCREG_SEG_LIMIT(seg), 0xffff);
217            tc->setMiscReg(MISCREG_SEG_ATTR(seg), dataAttr);
218        }
219
220        SegAttr codeAttr = 0;
221        codeAttr.dpl = 0;
222        codeAttr.unusable = 0;
223        codeAttr.defaultSize = 0;
224        codeAttr.longMode = 0;
225        codeAttr.avl = 0;
226        codeAttr.granularity = 0;
227        codeAttr.present = 1;
228        codeAttr.type = 10;
229        codeAttr.writable = 0;
230        codeAttr.readable = 1;
231        codeAttr.expandDown = 0;
232        codeAttr.system = 1;
233
234        tc->setMiscReg(MISCREG_CS, 0xf000);
235        tc->setMiscReg(MISCREG_CS_BASE,
236                0x00000000ffff0000ULL);
237        tc->setMiscReg(MISCREG_CS_EFF_BASE,
238                0x00000000ffff0000ULL);
239        // This has the base value pre-added.
240        tc->setMiscReg(MISCREG_CS_LIMIT, 0xffffffff);
241        tc->setMiscReg(MISCREG_CS_ATTR, codeAttr);
242
243        PCState pc(0x000000000000fff0ULL + tc->readMiscReg(MISCREG_CS_BASE));
244        tc->pcState(pc);
245
246        tc->setMiscReg(MISCREG_TSG_BASE, 0);
247        tc->setMiscReg(MISCREG_TSG_LIMIT, 0xffff);
248
249        tc->setMiscReg(MISCREG_IDTR_BASE, 0);
250        tc->setMiscReg(MISCREG_IDTR_LIMIT, 0xffff);
251
252        SegAttr tslAttr = 0;
253        tslAttr.present = 1;
254        tslAttr.type = 2; // LDT
255        tc->setMiscReg(MISCREG_TSL, 0);
256        tc->setMiscReg(MISCREG_TSL_BASE, 0);
257        tc->setMiscReg(MISCREG_TSL_LIMIT, 0xffff);
258        tc->setMiscReg(MISCREG_TSL_ATTR, tslAttr);
259
260        SegAttr trAttr = 0;
261        trAttr.present = 1;
262        trAttr.type = 3; // Busy 16-bit TSS
263        tc->setMiscReg(MISCREG_TR, 0);
264        tc->setMiscReg(MISCREG_TR_BASE, 0);
265        tc->setMiscReg(MISCREG_TR_LIMIT, 0xffff);
266        tc->setMiscReg(MISCREG_TR_ATTR, trAttr);
267
268        // This value should be the family/model/stepping of the processor.
269        // (page 418). It should be consistent with the value from CPUID, but
270        // the actual value probably doesn't matter much.
271        tc->setIntReg(INTREG_RDX, 0);
272
273        tc->setMiscReg(MISCREG_DR0, 0);
274        tc->setMiscReg(MISCREG_DR1, 0);
275        tc->setMiscReg(MISCREG_DR2, 0);
276        tc->setMiscReg(MISCREG_DR3, 0);
277
278        tc->setMiscReg(MISCREG_DR6, 0x00000000ffff0ff0ULL);
279        tc->setMiscReg(MISCREG_DR7, 0x0000000000000400ULL);
280
281        tc->setMiscReg(MISCREG_MXCSR, 0x1f80);
282
283        // Flag all elements on the x87 stack as empty.
284        tc->setMiscReg(MISCREG_FTW, 0xFFFF);
285
286        // Update the handy M5 Reg.
287        tc->setMiscReg(MISCREG_M5_REG, 0);
288        MicroPC entry = X86ISAInst::RomLabels::extern_label_initIntHalt;
289        pc.upc(romMicroPC(entry));
290        pc.nupc(romMicroPC(entry) + 1);
291        tc->pcState(pc);
292    }
293
294    void
295    StartupInterrupt::invoke(ThreadContext *tc, const StaticInstPtr &inst)
296    {
297        DPRINTF(Faults, "Startup interrupt with vector %#x.\n", vector);
298        HandyM5Reg m5Reg = tc->readMiscReg(MISCREG_M5_REG);
299        if (m5Reg.mode != LegacyMode || m5Reg.submode != RealMode) {
300            panic("Startup IPI recived outside of real mode. "
301                    "Don't know what to do. %d, %d", m5Reg.mode, m5Reg.submode);
302        }
303
304        tc->setMiscReg(MISCREG_CS, vector << 8);
305        tc->setMiscReg(MISCREG_CS_BASE, vector << 12);
306        tc->setMiscReg(MISCREG_CS_EFF_BASE, vector << 12);
307        // This has the base value pre-added.
308        tc->setMiscReg(MISCREG_CS_LIMIT, 0xffff);
309
310        tc->pcState(tc->readMiscReg(MISCREG_CS_BASE));
311    }
312} // namespace X86ISA
313
314