ua2005.cc revision 4194
12650Ssaidi@eecs.umich.edu/* 22650Ssaidi@eecs.umich.edu * Copyright (c) 2006 The Regents of The University of Michigan 32650Ssaidi@eecs.umich.edu * All rights reserved. 42650Ssaidi@eecs.umich.edu * 52650Ssaidi@eecs.umich.edu * Redistribution and use in source and binary forms, with or without 62650Ssaidi@eecs.umich.edu * modification, are permitted provided that the following conditions are 72650Ssaidi@eecs.umich.edu * met: redistributions of source code must retain the above copyright 82650Ssaidi@eecs.umich.edu * notice, this list of conditions and the following disclaimer; 92650Ssaidi@eecs.umich.edu * redistributions in binary form must reproduce the above copyright 102650Ssaidi@eecs.umich.edu * notice, this list of conditions and the following disclaimer in the 112650Ssaidi@eecs.umich.edu * documentation and/or other materials provided with the distribution; 122650Ssaidi@eecs.umich.edu * neither the name of the copyright holders nor the names of its 132650Ssaidi@eecs.umich.edu * contributors may be used to endorse or promote products derived from 142650Ssaidi@eecs.umich.edu * this software without specific prior written permission. 152650Ssaidi@eecs.umich.edu * 162650Ssaidi@eecs.umich.edu * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 172650Ssaidi@eecs.umich.edu * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 182650Ssaidi@eecs.umich.edu * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 192650Ssaidi@eecs.umich.edu * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 202650Ssaidi@eecs.umich.edu * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 212650Ssaidi@eecs.umich.edu * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 222650Ssaidi@eecs.umich.edu * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 232650Ssaidi@eecs.umich.edu * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 242650Ssaidi@eecs.umich.edu * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 252650Ssaidi@eecs.umich.edu * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 262650Ssaidi@eecs.umich.edu * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 272650Ssaidi@eecs.umich.edu */ 282650Ssaidi@eecs.umich.edu 294194Ssaidi@eecs.umich.edu#include "arch/sparc/kernel_stats.hh" 303817Ssaidi@eecs.umich.edu#include "arch/sparc/miscregfile.hh" 313817Ssaidi@eecs.umich.edu#include "base/bitfield.hh" 323817Ssaidi@eecs.umich.edu#include "base/trace.hh" 333817Ssaidi@eecs.umich.edu#include "cpu/base.hh" 343817Ssaidi@eecs.umich.edu#include "cpu/thread_context.hh" 354194Ssaidi@eecs.umich.edu#include "sim/system.hh" 362650Ssaidi@eecs.umich.edu 373817Ssaidi@eecs.umich.eduusing namespace SparcISA; 383817Ssaidi@eecs.umich.edu 394103Ssaidi@eecs.umich.edu 404103Ssaidi@eecs.umich.eduvoid 414103Ssaidi@eecs.umich.eduMiscRegFile::checkSoftInt(ThreadContext *tc) 424103Ssaidi@eecs.umich.edu{ 434103Ssaidi@eecs.umich.edu // If PIL < 14, copy over the tm and sm bits 444103Ssaidi@eecs.umich.edu if (pil < 14 && softint & 0x10000) 454103Ssaidi@eecs.umich.edu tc->getCpuPtr()->post_interrupt(IT_SOFT_INT,16); 464103Ssaidi@eecs.umich.edu else 474103Ssaidi@eecs.umich.edu tc->getCpuPtr()->clear_interrupt(IT_SOFT_INT,16); 484103Ssaidi@eecs.umich.edu if (pil < 14 && softint & 0x1) 494103Ssaidi@eecs.umich.edu tc->getCpuPtr()->post_interrupt(IT_SOFT_INT,0); 504103Ssaidi@eecs.umich.edu else 514103Ssaidi@eecs.umich.edu tc->getCpuPtr()->clear_interrupt(IT_SOFT_INT,0); 524103Ssaidi@eecs.umich.edu 534103Ssaidi@eecs.umich.edu // Copy over any of the other bits that are set 544103Ssaidi@eecs.umich.edu for (int bit = 15; bit > 0; --bit) { 554103Ssaidi@eecs.umich.edu if (1 << bit & softint && bit > pil) 564103Ssaidi@eecs.umich.edu tc->getCpuPtr()->post_interrupt(IT_SOFT_INT,bit); 574103Ssaidi@eecs.umich.edu else 584103Ssaidi@eecs.umich.edu tc->getCpuPtr()->clear_interrupt(IT_SOFT_INT,bit); 594103Ssaidi@eecs.umich.edu } 604103Ssaidi@eecs.umich.edu} 614103Ssaidi@eecs.umich.edu 624103Ssaidi@eecs.umich.edu 633817Ssaidi@eecs.umich.eduvoid 644185Ssaidi@eecs.umich.eduMiscRegFile::setFSReg(int miscReg, const MiscReg &val, ThreadContext *tc) 652650Ssaidi@eecs.umich.edu{ 662650Ssaidi@eecs.umich.edu int64_t time; 672650Ssaidi@eecs.umich.edu switch (miscReg) { 682982Sstever@eecs.umich.edu /* Full system only ASRs */ 693919Shsul@eecs.umich.edu case MISCREG_SOFTINT: 704172Ssaidi@eecs.umich.edu setRegNoEffect(miscReg, val);; 714103Ssaidi@eecs.umich.edu checkSoftInt(tc); 723919Shsul@eecs.umich.edu break; 733919Shsul@eecs.umich.edu case MISCREG_SOFTINT_CLR: 744172Ssaidi@eecs.umich.edu return setReg(MISCREG_SOFTINT, ~val & softint, tc); 753919Shsul@eecs.umich.edu case MISCREG_SOFTINT_SET: 764172Ssaidi@eecs.umich.edu return setReg(MISCREG_SOFTINT, val | softint, tc); 772650Ssaidi@eecs.umich.edu 783919Shsul@eecs.umich.edu case MISCREG_TICK_CMPR: 793919Shsul@eecs.umich.edu if (tickCompare == NULL) 803919Shsul@eecs.umich.edu tickCompare = new TickCompareEvent(this, tc); 814172Ssaidi@eecs.umich.edu setRegNoEffect(miscReg, val); 824103Ssaidi@eecs.umich.edu if ((tick_cmpr & ~mask(63)) && tickCompare->scheduled()) 833919Shsul@eecs.umich.edu tickCompare->deschedule(); 843919Shsul@eecs.umich.edu time = (tick_cmpr & mask(63)) - (tick & mask(63)); 854103Ssaidi@eecs.umich.edu if (!(tick_cmpr & ~mask(63)) && time > 0) { 864103Ssaidi@eecs.umich.edu if (tickCompare->scheduled()) 874103Ssaidi@eecs.umich.edu tickCompare->deschedule(); 883919Shsul@eecs.umich.edu tickCompare->schedule(time * tc->getCpuPtr()->cycles(1)); 894103Ssaidi@eecs.umich.edu } 903919Shsul@eecs.umich.edu panic("writing to TICK compare register %#X\n", val); 913919Shsul@eecs.umich.edu break; 922650Ssaidi@eecs.umich.edu 933919Shsul@eecs.umich.edu case MISCREG_STICK_CMPR: 943919Shsul@eecs.umich.edu if (sTickCompare == NULL) 953919Shsul@eecs.umich.edu sTickCompare = new STickCompareEvent(this, tc); 964172Ssaidi@eecs.umich.edu setRegNoEffect(miscReg, val); 973919Shsul@eecs.umich.edu if ((stick_cmpr & ~mask(63)) && sTickCompare->scheduled()) 983919Shsul@eecs.umich.edu sTickCompare->deschedule(); 993919Shsul@eecs.umich.edu time = ((int64_t)(stick_cmpr & mask(63)) - (int64_t)stick) - 1003919Shsul@eecs.umich.edu tc->getCpuPtr()->instCount(); 1014103Ssaidi@eecs.umich.edu if (!(stick_cmpr & ~mask(63)) && time > 0) { 1024103Ssaidi@eecs.umich.edu if (sTickCompare->scheduled()) 1034103Ssaidi@eecs.umich.edu sTickCompare->deschedule(); 1043919Shsul@eecs.umich.edu sTickCompare->schedule(time * tc->getCpuPtr()->cycles(1) + curTick); 1054103Ssaidi@eecs.umich.edu } 1063919Shsul@eecs.umich.edu DPRINTF(Timer, "writing to sTICK compare register value %#X\n", val); 1073919Shsul@eecs.umich.edu break; 1082650Ssaidi@eecs.umich.edu 1093919Shsul@eecs.umich.edu case MISCREG_PSTATE: 1104172Ssaidi@eecs.umich.edu setRegNoEffect(miscReg, val); 1113827Shsul@eecs.umich.edu 1123919Shsul@eecs.umich.edu case MISCREG_PIL: 1134172Ssaidi@eecs.umich.edu setRegNoEffect(miscReg, val); 1144103Ssaidi@eecs.umich.edu checkSoftInt(tc); 1153919Shsul@eecs.umich.edu break; 1162650Ssaidi@eecs.umich.edu 1173919Shsul@eecs.umich.edu case MISCREG_HVER: 1183919Shsul@eecs.umich.edu panic("Shouldn't be writing HVER\n"); 1192650Ssaidi@eecs.umich.edu 1203921Shsul@eecs.umich.edu case MISCREG_HINTP: 1214172Ssaidi@eecs.umich.edu setRegNoEffect(miscReg, val); 1224103Ssaidi@eecs.umich.edu if (hintp) 1234103Ssaidi@eecs.umich.edu tc->getCpuPtr()->post_interrupt(IT_HINTP,0); 1244103Ssaidi@eecs.umich.edu else 1254103Ssaidi@eecs.umich.edu tc->getCpuPtr()->clear_interrupt(IT_HINTP,0); 1264103Ssaidi@eecs.umich.edu break; 1273921Shsul@eecs.umich.edu 1283919Shsul@eecs.umich.edu case MISCREG_HTBA: 1293919Shsul@eecs.umich.edu // clear lower 7 bits on writes. 1304172Ssaidi@eecs.umich.edu setRegNoEffect(miscReg, val & ULL(~0x7FFF)); 1313919Shsul@eecs.umich.edu break; 1322650Ssaidi@eecs.umich.edu 1333919Shsul@eecs.umich.edu case MISCREG_QUEUE_CPU_MONDO_HEAD: 1343919Shsul@eecs.umich.edu case MISCREG_QUEUE_CPU_MONDO_TAIL: 1354172Ssaidi@eecs.umich.edu setRegNoEffect(miscReg, val); 1364103Ssaidi@eecs.umich.edu if (cpu_mondo_head != cpu_mondo_tail) 1374103Ssaidi@eecs.umich.edu tc->getCpuPtr()->post_interrupt(IT_CPU_MONDO,0); 1384103Ssaidi@eecs.umich.edu else 1394103Ssaidi@eecs.umich.edu tc->getCpuPtr()->clear_interrupt(IT_CPU_MONDO,0); 1404103Ssaidi@eecs.umich.edu break; 1413919Shsul@eecs.umich.edu case MISCREG_QUEUE_DEV_MONDO_HEAD: 1423919Shsul@eecs.umich.edu case MISCREG_QUEUE_DEV_MONDO_TAIL: 1434172Ssaidi@eecs.umich.edu setRegNoEffect(miscReg, val); 1444103Ssaidi@eecs.umich.edu if (dev_mondo_head != dev_mondo_tail) 1454103Ssaidi@eecs.umich.edu tc->getCpuPtr()->post_interrupt(IT_DEV_MONDO,0); 1464103Ssaidi@eecs.umich.edu else 1474103Ssaidi@eecs.umich.edu tc->getCpuPtr()->clear_interrupt(IT_DEV_MONDO,0); 1484103Ssaidi@eecs.umich.edu break; 1493919Shsul@eecs.umich.edu case MISCREG_QUEUE_RES_ERROR_HEAD: 1503919Shsul@eecs.umich.edu case MISCREG_QUEUE_RES_ERROR_TAIL: 1514172Ssaidi@eecs.umich.edu setRegNoEffect(miscReg, val); 1524103Ssaidi@eecs.umich.edu if (res_error_head != res_error_tail) 1534103Ssaidi@eecs.umich.edu tc->getCpuPtr()->post_interrupt(IT_RES_ERROR,0); 1544103Ssaidi@eecs.umich.edu else 1554103Ssaidi@eecs.umich.edu tc->getCpuPtr()->clear_interrupt(IT_RES_ERROR,0); 1564103Ssaidi@eecs.umich.edu break; 1573919Shsul@eecs.umich.edu case MISCREG_QUEUE_NRES_ERROR_HEAD: 1583919Shsul@eecs.umich.edu case MISCREG_QUEUE_NRES_ERROR_TAIL: 1594172Ssaidi@eecs.umich.edu setRegNoEffect(miscReg, val); 1604103Ssaidi@eecs.umich.edu // This one doesn't have an interrupt to report to the guest OS 1613919Shsul@eecs.umich.edu break; 1623828Shsul@eecs.umich.edu 1633919Shsul@eecs.umich.edu case MISCREG_HSTICK_CMPR: 1643919Shsul@eecs.umich.edu if (hSTickCompare == NULL) 1653919Shsul@eecs.umich.edu hSTickCompare = new HSTickCompareEvent(this, tc); 1664172Ssaidi@eecs.umich.edu setRegNoEffect(miscReg, val); 1673919Shsul@eecs.umich.edu if ((hstick_cmpr & ~mask(63)) && hSTickCompare->scheduled()) 1683919Shsul@eecs.umich.edu hSTickCompare->deschedule(); 1693919Shsul@eecs.umich.edu time = ((int64_t)(hstick_cmpr & mask(63)) - (int64_t)stick) - 1703919Shsul@eecs.umich.edu tc->getCpuPtr()->instCount(); 1714103Ssaidi@eecs.umich.edu if (!(hstick_cmpr & ~mask(63)) && time > 0) { 1724103Ssaidi@eecs.umich.edu if (hSTickCompare->scheduled()) 1734103Ssaidi@eecs.umich.edu hSTickCompare->deschedule(); 1743919Shsul@eecs.umich.edu hSTickCompare->schedule(curTick + time * tc->getCpuPtr()->cycles(1)); 1754103Ssaidi@eecs.umich.edu } 1763919Shsul@eecs.umich.edu DPRINTF(Timer, "writing to hsTICK compare register value %#X\n", val); 1773919Shsul@eecs.umich.edu break; 1783817Ssaidi@eecs.umich.edu 1793919Shsul@eecs.umich.edu case MISCREG_HPSTATE: 1803919Shsul@eecs.umich.edu // T1000 spec says impl. dependent val must always be 1 1814172Ssaidi@eecs.umich.edu setRegNoEffect(miscReg, val | HPSTATE::id); 1824103Ssaidi@eecs.umich.edu#if FULL_SYSTEM 1834103Ssaidi@eecs.umich.edu if (hpstate & HPSTATE::tlz && tl == 0 && !(hpstate & HPSTATE::hpriv)) 1844103Ssaidi@eecs.umich.edu tc->getCpuPtr()->post_interrupt(IT_TRAP_LEVEL_ZERO,0); 1854103Ssaidi@eecs.umich.edu else 1864103Ssaidi@eecs.umich.edu tc->getCpuPtr()->clear_interrupt(IT_TRAP_LEVEL_ZERO,0); 1874103Ssaidi@eecs.umich.edu#endif 1883919Shsul@eecs.umich.edu break; 1893919Shsul@eecs.umich.edu case MISCREG_HTSTATE: 1904194Ssaidi@eecs.umich.edu setRegNoEffect(miscReg, val); 1914194Ssaidi@eecs.umich.edu break; 1924194Ssaidi@eecs.umich.edu 1933919Shsul@eecs.umich.edu case MISCREG_STRAND_STS_REG: 1944194Ssaidi@eecs.umich.edu if (bits(val,2,2)) 1954194Ssaidi@eecs.umich.edu panic("No support for setting spec_en bit\n"); 1964194Ssaidi@eecs.umich.edu setRegNoEffect(miscReg, bits(val,0,0)); 1974194Ssaidi@eecs.umich.edu if (!bits(val,0,0)) { 1984194Ssaidi@eecs.umich.edu // Time to go to sleep 1994194Ssaidi@eecs.umich.edu tc->suspend(); 2004194Ssaidi@eecs.umich.edu if (tc->getKernelStats()) 2014194Ssaidi@eecs.umich.edu tc->getKernelStats()->quiesce(); 2024194Ssaidi@eecs.umich.edu } 2033919Shsul@eecs.umich.edu break; 2043817Ssaidi@eecs.umich.edu 2053919Shsul@eecs.umich.edu default: 2063919Shsul@eecs.umich.edu panic("Invalid write to FS misc register %s\n", getMiscRegName(miscReg)); 2072650Ssaidi@eecs.umich.edu } 2082650Ssaidi@eecs.umich.edu} 2092650Ssaidi@eecs.umich.edu 2102650Ssaidi@eecs.umich.eduMiscReg 2114185Ssaidi@eecs.umich.eduMiscRegFile::readFSReg(int miscReg, ThreadContext * tc) 2122650Ssaidi@eecs.umich.edu{ 2134194Ssaidi@eecs.umich.edu uint64_t temp; 2144194Ssaidi@eecs.umich.edu 2152650Ssaidi@eecs.umich.edu switch (miscReg) { 2163919Shsul@eecs.umich.edu /* Privileged registers. */ 2173825Ssaidi@eecs.umich.edu case MISCREG_QUEUE_CPU_MONDO_HEAD: 2183825Ssaidi@eecs.umich.edu case MISCREG_QUEUE_CPU_MONDO_TAIL: 2193825Ssaidi@eecs.umich.edu case MISCREG_QUEUE_DEV_MONDO_HEAD: 2203825Ssaidi@eecs.umich.edu case MISCREG_QUEUE_DEV_MONDO_TAIL: 2213825Ssaidi@eecs.umich.edu case MISCREG_QUEUE_RES_ERROR_HEAD: 2223825Ssaidi@eecs.umich.edu case MISCREG_QUEUE_RES_ERROR_TAIL: 2233825Ssaidi@eecs.umich.edu case MISCREG_QUEUE_NRES_ERROR_HEAD: 2243825Ssaidi@eecs.umich.edu case MISCREG_QUEUE_NRES_ERROR_TAIL: 2253825Ssaidi@eecs.umich.edu case MISCREG_SOFTINT: 2263825Ssaidi@eecs.umich.edu case MISCREG_TICK_CMPR: 2273825Ssaidi@eecs.umich.edu case MISCREG_STICK_CMPR: 2283825Ssaidi@eecs.umich.edu case MISCREG_PIL: 2293825Ssaidi@eecs.umich.edu case MISCREG_HPSTATE: 2303825Ssaidi@eecs.umich.edu case MISCREG_HINTP: 2313825Ssaidi@eecs.umich.edu case MISCREG_HTSTATE: 2323825Ssaidi@eecs.umich.edu case MISCREG_HSTICK_CMPR: 2334172Ssaidi@eecs.umich.edu return readRegNoEffect(miscReg) ; 2342650Ssaidi@eecs.umich.edu 2353825Ssaidi@eecs.umich.edu case MISCREG_HTBA: 2364172Ssaidi@eecs.umich.edu return readRegNoEffect(miscReg) & ULL(~0x7FFF); 2373825Ssaidi@eecs.umich.edu case MISCREG_HVER: 2383825Ssaidi@eecs.umich.edu return NWindows | MaxTL << 8 | MaxGL << 16; 2392650Ssaidi@eecs.umich.edu 2404194Ssaidi@eecs.umich.edu case MISCREG_STRAND_STS_REG: 2414194Ssaidi@eecs.umich.edu System *sys; 2424194Ssaidi@eecs.umich.edu int x; 2434194Ssaidi@eecs.umich.edu sys = tc->getSystemPtr(); 2444194Ssaidi@eecs.umich.edu 2454194Ssaidi@eecs.umich.edu temp = readRegNoEffect(miscReg) & (STS::active | STS::speculative); 2464194Ssaidi@eecs.umich.edu // Check that the CPU array is fully populated (by calling getNumCPus()) 2474194Ssaidi@eecs.umich.edu assert(sys->getNumCPUs() > tc->readCpuId()); 2484194Ssaidi@eecs.umich.edu 2494194Ssaidi@eecs.umich.edu temp |= tc->readCpuId() << STS::shft_id; 2504194Ssaidi@eecs.umich.edu 2514194Ssaidi@eecs.umich.edu for (x = tc->readCpuId() & ~3; x < sys->threadContexts.size(); x++) { 2524194Ssaidi@eecs.umich.edu switch (sys->threadContexts[x]->status()) { 2534194Ssaidi@eecs.umich.edu case ThreadContext::Active: 2544194Ssaidi@eecs.umich.edu temp |= STS::st_run << (STS::shft_fsm0 - 2554194Ssaidi@eecs.umich.edu ((x & 0x3) * (STS::shft_fsm0-STS::shft_fsm1))); 2564194Ssaidi@eecs.umich.edu break; 2574194Ssaidi@eecs.umich.edu case ThreadContext::Suspended: 2584194Ssaidi@eecs.umich.edu // should this be idle? 2594194Ssaidi@eecs.umich.edu temp |= STS::st_idle << (STS::shft_fsm0 - 2604194Ssaidi@eecs.umich.edu ((x & 0x3) * (STS::shft_fsm0-STS::shft_fsm1))); 2614194Ssaidi@eecs.umich.edu break; 2624194Ssaidi@eecs.umich.edu case ThreadContext::Halted: 2634194Ssaidi@eecs.umich.edu temp |= STS::st_halt << (STS::shft_fsm0 - 2644194Ssaidi@eecs.umich.edu ((x & 0x3) * (STS::shft_fsm0-STS::shft_fsm1))); 2654194Ssaidi@eecs.umich.edu break; 2664194Ssaidi@eecs.umich.edu default: 2674194Ssaidi@eecs.umich.edu panic("What state are we in?!\n"); 2684194Ssaidi@eecs.umich.edu } // switch 2694194Ssaidi@eecs.umich.edu } // for 2704194Ssaidi@eecs.umich.edu 2714194Ssaidi@eecs.umich.edu return temp; 2723825Ssaidi@eecs.umich.edu default: 2733825Ssaidi@eecs.umich.edu panic("Invalid read to FS misc register\n"); 2742650Ssaidi@eecs.umich.edu } 2752650Ssaidi@eecs.umich.edu} 2763817Ssaidi@eecs.umich.edu/* 2773919Shsul@eecs.umich.edu In Niagra STICK==TICK so this isn't needed 2783919Shsul@eecs.umich.edu case MISCREG_STICK: 2793919Shsul@eecs.umich.edu SparcSystem *sys; 2803919Shsul@eecs.umich.edu sys = dynamic_cast<SparcSystem*>(tc->getSystemPtr()); 2813919Shsul@eecs.umich.edu assert(sys != NULL); 2823919Shsul@eecs.umich.edu return curTick/Clock::Int::ns - sys->sysTick | (stick & ~(mask(63))); 2833817Ssaidi@eecs.umich.edu*/ 2843817Ssaidi@eecs.umich.edu 2853817Ssaidi@eecs.umich.edu 2862650Ssaidi@eecs.umich.edu 2872651Ssaidi@eecs.umich.eduvoid 2882680Sktlim@umich.eduMiscRegFile::processTickCompare(ThreadContext *tc) 2892651Ssaidi@eecs.umich.edu{ 2902651Ssaidi@eecs.umich.edu panic("tick compare not implemented\n"); 2912651Ssaidi@eecs.umich.edu} 2922651Ssaidi@eecs.umich.edu 2932651Ssaidi@eecs.umich.eduvoid 2942680Sktlim@umich.eduMiscRegFile::processSTickCompare(ThreadContext *tc) 2952651Ssaidi@eecs.umich.edu{ 2963888Ssaidi@eecs.umich.edu // since our microcode instructions take two cycles we need to check if 2973888Ssaidi@eecs.umich.edu // we're actually at the correct cycle or we need to wait a little while 2983888Ssaidi@eecs.umich.edu // more 2993888Ssaidi@eecs.umich.edu int ticks; 3003890Ssaidi@eecs.umich.edu ticks = ((int64_t)(stick_cmpr & mask(63)) - (int64_t)stick) - 3013919Shsul@eecs.umich.edu tc->getCpuPtr()->instCount(); 3023888Ssaidi@eecs.umich.edu assert(ticks >= 0 && "stick compare missed interrupt cycle"); 3033888Ssaidi@eecs.umich.edu 3043888Ssaidi@eecs.umich.edu if (ticks == 0) { 3053888Ssaidi@eecs.umich.edu DPRINTF(Timer, "STick compare cycle reached at %#x\n", 3063888Ssaidi@eecs.umich.edu (stick_cmpr & mask(63))); 3074172Ssaidi@eecs.umich.edu if (!(tc->readMiscRegNoEffect(MISCREG_STICK_CMPR) & (ULL(1) << 63))) { 3084172Ssaidi@eecs.umich.edu setReg(MISCREG_SOFTINT, softint | (ULL(1) << 16), tc); 3093921Shsul@eecs.umich.edu } 3103888Ssaidi@eecs.umich.edu } else 3113888Ssaidi@eecs.umich.edu sTickCompare->schedule(ticks * tc->getCpuPtr()->cycles(1) + curTick); 3122651Ssaidi@eecs.umich.edu} 3132651Ssaidi@eecs.umich.edu 3142651Ssaidi@eecs.umich.eduvoid 3152680Sktlim@umich.eduMiscRegFile::processHSTickCompare(ThreadContext *tc) 3162651Ssaidi@eecs.umich.edu{ 3173891Ssaidi@eecs.umich.edu // since our microcode instructions take two cycles we need to check if 3183891Ssaidi@eecs.umich.edu // we're actually at the correct cycle or we need to wait a little while 3193891Ssaidi@eecs.umich.edu // more 3203891Ssaidi@eecs.umich.edu int ticks; 3213891Ssaidi@eecs.umich.edu ticks = ((int64_t)(hstick_cmpr & mask(63)) - (int64_t)stick) - 3223919Shsul@eecs.umich.edu tc->getCpuPtr()->instCount(); 3233891Ssaidi@eecs.umich.edu assert(ticks >= 0 && "hstick compare missed interrupt cycle"); 3243891Ssaidi@eecs.umich.edu 3253891Ssaidi@eecs.umich.edu if (ticks == 0) { 3263891Ssaidi@eecs.umich.edu DPRINTF(Timer, "HSTick compare cycle reached at %#x\n", 3273891Ssaidi@eecs.umich.edu (stick_cmpr & mask(63))); 3284172Ssaidi@eecs.umich.edu if (!(tc->readMiscRegNoEffect(MISCREG_HSTICK_CMPR) & (ULL(1) << 63))) { 3294172Ssaidi@eecs.umich.edu setReg(MISCREG_HINTP, 1, tc); 3303921Shsul@eecs.umich.edu } 3313891Ssaidi@eecs.umich.edu // Need to do something to cause interrupt to happen here !!! @todo 3323891Ssaidi@eecs.umich.edu } else 3334103Ssaidi@eecs.umich.edu hSTickCompare->schedule(ticks * tc->getCpuPtr()->cycles(1) + curTick); 3342651Ssaidi@eecs.umich.edu} 3352650Ssaidi@eecs.umich.edu 336