111723Sar4jc@virginia.edu/* 211723Sar4jc@virginia.edu * Copyright (c) 2009 The Regents of The University of Michigan 311723Sar4jc@virginia.edu * Copyright (c) 2009 The University of Edinburgh 411723Sar4jc@virginia.edu * Copyright (c) 2014 Sven Karlsson 511723Sar4jc@virginia.edu * Copyright (c) 2016 RISC-V Foundation 611723Sar4jc@virginia.edu * Copyright (c) 2016 The University of Virginia 711723Sar4jc@virginia.edu * All rights reserved. 811723Sar4jc@virginia.edu * 911723Sar4jc@virginia.edu * Redistribution and use in source and binary forms, with or without 1011723Sar4jc@virginia.edu * modification, are permitted provided that the following conditions are 1111723Sar4jc@virginia.edu * met: redistributions of source code must retain the above copyright 1211723Sar4jc@virginia.edu * notice, this list of conditions and the following disclaimer; 1311723Sar4jc@virginia.edu * redistributions in binary form must reproduce the above copyright 1411723Sar4jc@virginia.edu * notice, this list of conditions and the following disclaimer in the 1511723Sar4jc@virginia.edu * documentation and/or other materials provided with the distribution; 1611723Sar4jc@virginia.edu * neither the name of the copyright holders nor the names of its 1711723Sar4jc@virginia.edu * contributors may be used to endorse or promote products derived from 1811723Sar4jc@virginia.edu * this software without specific prior written permission. 1911723Sar4jc@virginia.edu * 2011723Sar4jc@virginia.edu * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 2111723Sar4jc@virginia.edu * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 2211723Sar4jc@virginia.edu * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 2311723Sar4jc@virginia.edu * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 2411723Sar4jc@virginia.edu * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 2511723Sar4jc@virginia.edu * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 2611723Sar4jc@virginia.edu * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 2711723Sar4jc@virginia.edu * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 2811723Sar4jc@virginia.edu * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 2911723Sar4jc@virginia.edu * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 3011723Sar4jc@virginia.edu * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 3111723Sar4jc@virginia.edu * 3211723Sar4jc@virginia.edu * Authors: Gabe Black 3311723Sar4jc@virginia.edu * Timothy M. Jones 3411723Sar4jc@virginia.edu * Sven Karlsson 3511723Sar4jc@virginia.edu * Alec Roelke 3611723Sar4jc@virginia.edu */ 3711723Sar4jc@virginia.edu 3811723Sar4jc@virginia.edu#ifndef __ARCH_RISCV_ISA_HH__ 3911723Sar4jc@virginia.edu#define __ARCH_RISCV_ISA_HH__ 4011723Sar4jc@virginia.edu 4111723Sar4jc@virginia.edu#include <map> 4211723Sar4jc@virginia.edu#include <string> 4311723Sar4jc@virginia.edu 4411723Sar4jc@virginia.edu#include "arch/riscv/registers.hh" 4511723Sar4jc@virginia.edu#include "arch/riscv/types.hh" 4612695Sar4jc@virginia.edu#include "base/bitfield.hh" 4712334Sgabeblack@google.com#include "base/logging.hh" 4812106SRekai.GonzalezAlberquilla@arm.com#include "cpu/reg_class.hh" 4911723Sar4jc@virginia.edu#include "sim/sim_object.hh" 5011723Sar4jc@virginia.edu 5111723Sar4jc@virginia.edustruct RiscvISAParams; 5211723Sar4jc@virginia.educlass ThreadContext; 5311723Sar4jc@virginia.educlass Checkpoint; 5411723Sar4jc@virginia.educlass EventManager; 5511723Sar4jc@virginia.edu 5611723Sar4jc@virginia.edunamespace RiscvISA 5711723Sar4jc@virginia.edu{ 5811723Sar4jc@virginia.edu 5912695Sar4jc@virginia.eduenum PrivilegeMode { 6012695Sar4jc@virginia.edu PRV_U = 0, 6112695Sar4jc@virginia.edu PRV_S = 1, 6212695Sar4jc@virginia.edu PRV_M = 3 6312695Sar4jc@virginia.edu}; 6412695Sar4jc@virginia.edu 6511723Sar4jc@virginia.educlass ISA : public SimObject 6611723Sar4jc@virginia.edu{ 6711723Sar4jc@virginia.edu protected: 6813612Sgabeblack@google.com std::vector<RegVal> miscRegFile; 6911723Sar4jc@virginia.edu 7012695Sar4jc@virginia.edu bool hpmCounterEnabled(int counter) const; 7112695Sar4jc@virginia.edu 7211723Sar4jc@virginia.edu public: 7311723Sar4jc@virginia.edu typedef RiscvISAParams Params; 7411723Sar4jc@virginia.edu 7512695Sar4jc@virginia.edu void clear(); 7611723Sar4jc@virginia.edu 7713612Sgabeblack@google.com RegVal readMiscRegNoEffect(int misc_reg) const; 7813612Sgabeblack@google.com RegVal readMiscReg(int misc_reg, ThreadContext *tc); 7913612Sgabeblack@google.com void setMiscRegNoEffect(int misc_reg, RegVal val); 8013612Sgabeblack@google.com void setMiscReg(int misc_reg, RegVal val, ThreadContext *tc); 8111723Sar4jc@virginia.edu 8212695Sar4jc@virginia.edu RegId flattenRegId(const RegId ®Id) const { return regId; } 8312695Sar4jc@virginia.edu int flattenIntIndex(int reg) const { return reg; } 8412695Sar4jc@virginia.edu int flattenFloatIndex(int reg) const { return reg; } 8512695Sar4jc@virginia.edu int flattenVecIndex(int reg) const { return reg; } 8612695Sar4jc@virginia.edu int flattenVecElemIndex(int reg) const { return reg; } 8713610Sgiacomo.gabrielli@arm.com int flattenVecPredIndex(int reg) const { return reg; } 8812695Sar4jc@virginia.edu int flattenCCIndex(int reg) const { return reg; } 8912695Sar4jc@virginia.edu int flattenMiscIndex(int reg) const { return reg; } 9011723Sar4jc@virginia.edu 9111723Sar4jc@virginia.edu void startup(ThreadContext *tc) {} 9211723Sar4jc@virginia.edu 9311723Sar4jc@virginia.edu /// Explicitly import the otherwise hidden startup 9411723Sar4jc@virginia.edu using SimObject::startup; 9511723Sar4jc@virginia.edu 9612695Sar4jc@virginia.edu const Params *params() const; 9711723Sar4jc@virginia.edu 9811723Sar4jc@virginia.edu ISA(Params *p); 9911723Sar4jc@virginia.edu}; 10011723Sar4jc@virginia.edu 10111723Sar4jc@virginia.edu} // namespace RiscvISA 10211723Sar4jc@virginia.edu 10311723Sar4jc@virginia.edu#endif // __ARCH_RISCV_ISA_HH__ 104