process.cc revision 11704
111986Sandreas.sandberg@arm.com/*
211986Sandreas.sandberg@arm.com * Copyright (c) 2004-2005 The Regents of The University of Michigan
311986Sandreas.sandberg@arm.com * All rights reserved.
411986Sandreas.sandberg@arm.com *
511986Sandreas.sandberg@arm.com * Redistribution and use in source and binary forms, with or without
611986Sandreas.sandberg@arm.com * modification, are permitted provided that the following conditions are
711986Sandreas.sandberg@arm.com * met: redistributions of source code must retain the above copyright
811986Sandreas.sandberg@arm.com * notice, this list of conditions and the following disclaimer;
911986Sandreas.sandberg@arm.com * redistributions in binary form must reproduce the above copyright
1011986Sandreas.sandberg@arm.com * notice, this list of conditions and the following disclaimer in the
1111986Sandreas.sandberg@arm.com * documentation and/or other materials provided with the distribution;
1211986Sandreas.sandberg@arm.com * neither the name of the copyright holders nor the names of its
1311986Sandreas.sandberg@arm.com * contributors may be used to endorse or promote products derived from
1411986Sandreas.sandberg@arm.com * this software without specific prior written permission.
1511986Sandreas.sandberg@arm.com *
1611986Sandreas.sandberg@arm.com * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
1711986Sandreas.sandberg@arm.com * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
1811986Sandreas.sandberg@arm.com * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
1911986Sandreas.sandberg@arm.com * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
2011986Sandreas.sandberg@arm.com * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
2111986Sandreas.sandberg@arm.com * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
2211986Sandreas.sandberg@arm.com * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
2311986Sandreas.sandberg@arm.com * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
2411986Sandreas.sandberg@arm.com * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
2511986Sandreas.sandberg@arm.com * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
2611986Sandreas.sandberg@arm.com * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
2711986Sandreas.sandberg@arm.com *
2811986Sandreas.sandberg@arm.com * Authors: Gabe Black
2911986Sandreas.sandberg@arm.com *          Ali Saidi
3011986Sandreas.sandberg@arm.com *          Korey Sewell
3111986Sandreas.sandberg@arm.com */
3211986Sandreas.sandberg@arm.com
3311986Sandreas.sandberg@arm.com#include "arch/mips/isa_traits.hh"
3411986Sandreas.sandberg@arm.com#include "arch/mips/process.hh"
3511986Sandreas.sandberg@arm.com#include "base/loader/elf_object.hh"
3611986Sandreas.sandberg@arm.com#include "base/loader/object_file.hh"
3711986Sandreas.sandberg@arm.com#include "base/misc.hh"
3811986Sandreas.sandberg@arm.com#include "cpu/thread_context.hh"
3911986Sandreas.sandberg@arm.com#include "debug/Loader.hh"
4011986Sandreas.sandberg@arm.com#include "mem/page_table.hh"
4111986Sandreas.sandberg@arm.com#include "sim/process.hh"
4211986Sandreas.sandberg@arm.com#include "sim/process_impl.hh"
4311986Sandreas.sandberg@arm.com#include "sim/system.hh"
4411986Sandreas.sandberg@arm.com
4511986Sandreas.sandberg@arm.comusing namespace std;
4611986Sandreas.sandberg@arm.comusing namespace MipsISA;
4711986Sandreas.sandberg@arm.com
4811986Sandreas.sandberg@arm.comMipsLiveProcess::MipsLiveProcess(LiveProcessParams * params,
4911986Sandreas.sandberg@arm.com        ObjectFile *objFile)
5011986Sandreas.sandberg@arm.com    : LiveProcess(params, objFile)
5111986Sandreas.sandberg@arm.com{
5211986Sandreas.sandberg@arm.com    // Set up stack. On MIPS, stack starts at the top of kuseg
5311986Sandreas.sandberg@arm.com    // user address space. MIPS stack grows down from here
5411986Sandreas.sandberg@arm.com    stack_base = 0x7FFFFFFF;
5511986Sandreas.sandberg@arm.com
5611986Sandreas.sandberg@arm.com    // Set pointer for next thread stack.  Reserve 8M for main stack.
5711986Sandreas.sandberg@arm.com    next_thread_stack_base = stack_base - (8 * 1024 * 1024);
5811986Sandreas.sandberg@arm.com
5911986Sandreas.sandberg@arm.com    // Set up break point (Top of Heap)
6011986Sandreas.sandberg@arm.com    brk_point = objFile->dataBase() + objFile->dataSize() + objFile->bssSize();
6111986Sandreas.sandberg@arm.com    brk_point = roundUp(brk_point, PageBytes);
6211986Sandreas.sandberg@arm.com
63    // Set up region for mmaps.  Start it 1GB above the top of the heap.
64    mmap_end = brk_point + 0x40000000L;
65}
66
67void
68MipsLiveProcess::initState()
69{
70    LiveProcess::initState();
71
72    argsInit<uint32_t>(PageBytes);
73}
74
75template<class IntType>
76void
77MipsLiveProcess::argsInit(int pageSize)
78{
79    int intSize = sizeof(IntType);
80
81    // Patch the ld_bias for dynamic executables.
82    updateBias();
83
84    // load object file into target memory
85    objFile->loadSections(initVirtMem);
86
87    typedef AuxVector<IntType> auxv_t;
88    std::vector<auxv_t> auxv;
89
90    ElfObject * elfObject = dynamic_cast<ElfObject *>(objFile);
91    if (elfObject)
92    {
93        // Set the system page size
94        auxv.push_back(auxv_t(M5_AT_PAGESZ, MipsISA::PageBytes));
95        // Set the frequency at which time() increments
96        auxv.push_back(auxv_t(M5_AT_CLKTCK, 100));
97        // For statically linked executables, this is the virtual
98        // address of the program header tables if they appear in the
99        // executable image.
100        auxv.push_back(auxv_t(M5_AT_PHDR, elfObject->programHeaderTable()));
101        DPRINTF(Loader, "auxv at PHDR %08p\n", elfObject->programHeaderTable());
102        // This is the size of a program header entry from the elf file.
103        auxv.push_back(auxv_t(M5_AT_PHENT, elfObject->programHeaderSize()));
104        // This is the number of program headers from the original elf file.
105        auxv.push_back(auxv_t(M5_AT_PHNUM, elfObject->programHeaderCount()));
106        // This is the base address of the ELF interpreter; it should be
107        // zero for static executables or contain the base address for
108        // dynamic executables.
109        auxv.push_back(auxv_t(M5_AT_BASE, getBias()));
110        //The entry point to the program
111        auxv.push_back(auxv_t(M5_AT_ENTRY, objFile->entryPoint()));
112        //Different user and group IDs
113        auxv.push_back(auxv_t(M5_AT_UID, uid()));
114        auxv.push_back(auxv_t(M5_AT_EUID, euid()));
115        auxv.push_back(auxv_t(M5_AT_GID, gid()));
116        auxv.push_back(auxv_t(M5_AT_EGID, egid()));
117    }
118
119    // Calculate how much space we need for arg & env & auxv arrays.
120    int argv_array_size = intSize * (argv.size() + 1);
121    int envp_array_size = intSize * (envp.size() + 1);
122    int auxv_array_size = intSize * 2 * (auxv.size() + 1);
123
124    int arg_data_size = 0;
125    for (vector<string>::size_type i = 0; i < argv.size(); ++i) {
126        arg_data_size += argv[i].size() + 1;
127    }
128    int env_data_size = 0;
129    for (vector<string>::size_type i = 0; i < envp.size(); ++i) {
130        env_data_size += envp[i].size() + 1;
131    }
132
133    int space_needed =
134        argv_array_size +
135        envp_array_size +
136        auxv_array_size +
137        arg_data_size +
138        env_data_size;
139
140    // set bottom of stack
141    stack_min = stack_base - space_needed;
142    // align it
143    stack_min = roundDown(stack_min, pageSize);
144    stack_size = stack_base - stack_min;
145    // map memory
146    allocateMem(stack_min, roundUp(stack_size, pageSize));
147
148    // map out initial stack contents
149    IntType argv_array_base = stack_min + intSize; // room for argc
150    IntType envp_array_base = argv_array_base + argv_array_size;
151    IntType auxv_array_base = envp_array_base + envp_array_size;
152    IntType arg_data_base = auxv_array_base + auxv_array_size;
153    IntType env_data_base = arg_data_base + arg_data_size;
154
155    // write contents to stack
156    IntType argc = argv.size();
157
158    argc = htog((IntType)argc);
159
160    initVirtMem.writeBlob(stack_min, (uint8_t*)&argc, intSize);
161
162    copyStringArray(argv, argv_array_base, arg_data_base, initVirtMem);
163
164    copyStringArray(envp, envp_array_base, env_data_base, initVirtMem);
165
166    // Copy the aux vector
167    for (typename vector<auxv_t>::size_type x = 0; x < auxv.size(); x++) {
168        initVirtMem.writeBlob(auxv_array_base + x * 2 * intSize,
169                (uint8_t*)&(auxv[x].a_type), intSize);
170        initVirtMem.writeBlob(auxv_array_base + (x * 2 + 1) * intSize,
171                (uint8_t*)&(auxv[x].a_val), intSize);
172    }
173
174    // Write out the terminating zeroed auxilliary vector
175    for (unsigned i = 0; i < 2; i++) {
176        const IntType zero = 0;
177        const Addr addr = auxv_array_base + 2 * intSize * (auxv.size() + i);
178        initVirtMem.writeBlob(addr, (uint8_t*)&zero, intSize);
179    }
180
181    ThreadContext *tc = system->getThreadContext(contextIds[0]);
182
183    setSyscallArg(tc, 0, argc);
184    setSyscallArg(tc, 1, argv_array_base);
185    tc->setIntReg(StackPointerReg, stack_min);
186
187    tc->pcState(getStartPC());
188}
189
190
191MipsISA::IntReg
192MipsLiveProcess::getSyscallArg(ThreadContext *tc, int &i)
193{
194    assert(i < 6);
195    return tc->readIntReg(FirstArgumentReg + i++);
196}
197
198void
199MipsLiveProcess::setSyscallArg(ThreadContext *tc,
200        int i, MipsISA::IntReg val)
201{
202    assert(i < 6);
203    tc->setIntReg(FirstArgumentReg + i, val);
204}
205
206void
207MipsLiveProcess::setSyscallReturn(ThreadContext *tc, SyscallReturn sysret)
208{
209    if (sysret.successful()) {
210        // no error
211        tc->setIntReg(SyscallSuccessReg, 0);
212        tc->setIntReg(ReturnValueReg, sysret.returnValue());
213    } else {
214        // got an error, return details
215        tc->setIntReg(SyscallSuccessReg, (IntReg) -1);
216        tc->setIntReg(ReturnValueReg, sysret.errnoValue());
217    }
218}
219