mem.isa revision 8303:5a95f1d2494e 
1// -*- mode:c++ -*-
2
3// Copyright (c) 2010 ARM Limited
4// All rights reserved
5//
6// The license below extends only to copyright in the software and shall
7// not be construed as granting a license to any other intellectual
8// property including but not limited to intellectual property relating
9// to a hardware implementation of the functionality of the software
10// licensed hereunder.  You may use the software subject to the license
11// terms below provided that you ensure that this notice is replicated
12// unmodified and in its entirety in all distributions of the software,
13// modified or unmodified, in source code or in binary form.
14//
15// Redistribution and use in source and binary forms, with or without
16// modification, are permitted provided that the following conditions are
17// met: redistributions of source code must retain the above copyright
18// notice, this list of conditions and the following disclaimer;
19// redistributions in binary form must reproduce the above copyright
20// notice, this list of conditions and the following disclaimer in the
21// documentation and/or other materials provided with the distribution;
22// neither the name of the copyright holders nor the names of its
23// contributors may be used to endorse or promote products derived from
24// this software without specific prior written permission.
25//
26// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
27// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
28// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
29// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
30// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
31// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
32// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
33// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
34// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
35// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
36// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
37//
38// Authors: Gabe Black
39
40let {{
41
42    class LoadStoreInst(object):
43        def __init__(self):
44            self.fullExecTemplate = eval(self.execBase + 'Execute')
45            self.initiateAccTemplate = eval(self.execBase + 'InitiateAcc')
46            self.completeAccTemplate = eval(self.execBase + 'CompleteAcc')
47            self.declareTemplate = eval(self.decConstBase + 'Declare')
48            self.constructTemplate = eval(self.decConstBase + 'Constructor')
49
50        def fillTemplates(self, name, Name, codeBlobs, memFlags, instFlags,
51                          base = 'Memory', wbDecl = None, pcDecl = None,
52                          rasPop = False):
53            # Make sure flags are in lists (convert to lists if not).
54            memFlags = makeList(memFlags)
55            instFlags = makeList(instFlags)
56
57            eaCode = codeBlobs["ea_code"]
58
59            # This shouldn't be part of the eaCode, but until the exec templates
60            # are converted over it's the easiest place to put it.
61            eaCode += '\n    unsigned memAccessFlags = '
62            eaCode += (string.join(memFlags, '|') + ';')
63
64            codeBlobs["ea_code"] = eaCode
65
66            macroName = Name
67            instFlagsCopy = list(instFlags)
68            codeBlobsCopy = dict(codeBlobs)
69
70            use_uops = 0
71            if wbDecl is not None or pcDecl is not None:
72                instFlagsCopy.append('IsMicroop')
73                Name = Name + 'Acc'
74                use_uops = 1
75
76            use_wb = 0
77            use_pc = 0
78            if wbDecl is not None:
79                use_wb = 1
80            if pcDecl is not None:
81                use_pc = 1
82
83            codeBlobsCopy['acc_name'] = Name
84            codeBlobsCopy['wb_decl'] = wbDecl
85            codeBlobsCopy['pc_decl'] = pcDecl
86            codeBlobsCopy['use_uops'] = 0
87            codeBlobsCopy['use_wb'] = 0
88            codeBlobsCopy['use_pc'] = 0
89            is_ras_pop = "0"
90            if rasPop:
91                is_ras_pop = "1"
92            codeBlobsCopy['is_ras_pop'] = is_ras_pop
93
94            iop = InstObjParams(name, Name, base,
95                                codeBlobsCopy, instFlagsCopy)
96
97            header_output = self.declareTemplate.subst(iop)
98            decoder_output = self.constructTemplate.subst(iop)
99            exec_output = self.fullExecTemplate.subst(iop) + \
100                          self.initiateAccTemplate.subst(iop) + \
101                          self.completeAccTemplate.subst(iop)
102
103            if wbDecl is not None or pcDecl is not None:
104                iop = InstObjParams(name, macroName, base,
105                                    { "wb_decl" : wbDecl,
106                                      "pc_decl" : pcDecl,
107                                      "acc_name" : Name,
108                                      "use_uops" : use_uops,
109                                      "use_pc" : use_pc,
110                                      "use_wb" : use_wb,
111                                      "is_ras_pop" : is_ras_pop },
112                                    ['IsMacroop'])
113                header_output += self.declareTemplate.subst(iop)
114                decoder_output += self.constructTemplate.subst(iop)
115                exec_output += PanicExecute.subst(iop) + \
116                               PanicInitiateAcc.subst(iop) + \
117                               PanicCompleteAcc.subst(iop)
118
119            return (header_output, decoder_output, exec_output)
120
121    def pickPredicate(blobs):
122        opt_nz = True
123        opt_c = True
124        opt_v = True
125        for val in blobs.values():
126            if re.search('(?<!Opt)CondCodesNZ', val):
127                opt_nz = False
128            if re.search('(?<!Opt)CondCodesC', val):
129                opt_c = False
130            if re.search('(?<!Opt)CondCodesV', val):
131                opt_v = False
132
133        # Build up the predicate piece by piece depending on which
134        # flags the instruction needs
135        predicate = 'testPredicate('
136        if opt_nz:
137            predicate += 'OptCondCodesNZ, '
138        else:
139            predicate += 'CondCodesNZ, '
140        if opt_c:
141            predicate += 'OptCondCodesC, '
142        else:
143            predicate += 'CondCodesC, '
144        if opt_v:
145            predicate += 'OptCondCodesV, '
146        else:
147            predicate += 'CondCodesV, '
148        predicate += 'condCode)'
149
150        return predicate
151
152    def memClassName(base, post, add, writeback, \
153                     size=4, sign=False, user=False):
154        Name = base
155
156        parts = { "P" : post, "A" : add, "W" : writeback,
157                  "S" : sign, "U" : user }
158
159        for (letter, val) in parts.items():
160            if val:
161                Name += "_%sY" % letter
162            else:
163                Name += "_%sN" % letter
164
165        Name += ('_SZ%d' % size)
166
167        return Name
168
169    def buildMemSuffix(sign, size):
170        if size == 4:
171            memSuffix = ''
172        elif size == 2:
173            if sign:
174                memSuffix = '.sh'
175            else:
176                memSuffix = '.uh'
177        elif size == 1:
178            if sign:
179                memSuffix = '.sb'
180            else:
181                memSuffix = '.ub'
182        else:
183            raise Exception, "Unrecognized size for access %d" % size
184
185        return memSuffix
186
187    def buildMemBase(base, post, writeback):
188        if post and writeback:
189            base = "MemoryPostIndex<%s>" % base
190        elif not post and writeback:
191            base = "MemoryPreIndex<%s>" % base
192        elif not post and not writeback:
193            base = "MemoryOffset<%s>" % base
194        else:
195            raise Exception, "Illegal combination of post and writeback"
196        return base
197}};
198
199