process.cc revision 5713
17396Sgblack@eecs.umich.edu/*
27396Sgblack@eecs.umich.edu * Copyright (c) 2003-2004 The Regents of The University of Michigan
37396Sgblack@eecs.umich.edu * All rights reserved.
47396Sgblack@eecs.umich.edu *
57396Sgblack@eecs.umich.edu * Redistribution and use in source and binary forms, with or without
67396Sgblack@eecs.umich.edu * modification, are permitted provided that the following conditions are
77396Sgblack@eecs.umich.edu * met: redistributions of source code must retain the above copyright
87396Sgblack@eecs.umich.edu * notice, this list of conditions and the following disclaimer;
97396Sgblack@eecs.umich.edu * redistributions in binary form must reproduce the above copyright
107396Sgblack@eecs.umich.edu * notice, this list of conditions and the following disclaimer in the
117396Sgblack@eecs.umich.edu * documentation and/or other materials provided with the distribution;
127396Sgblack@eecs.umich.edu * neither the name of the copyright holders nor the names of its
137396Sgblack@eecs.umich.edu * contributors may be used to endorse or promote products derived from
147396Sgblack@eecs.umich.edu * this software without specific prior written permission.
157396Sgblack@eecs.umich.edu *
167396Sgblack@eecs.umich.edu * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
177396Sgblack@eecs.umich.edu * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
187396Sgblack@eecs.umich.edu * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
197396Sgblack@eecs.umich.edu * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
207396Sgblack@eecs.umich.edu * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
217396Sgblack@eecs.umich.edu * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
227396Sgblack@eecs.umich.edu * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
237396Sgblack@eecs.umich.edu * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
247396Sgblack@eecs.umich.edu * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
257396Sgblack@eecs.umich.edu * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
267396Sgblack@eecs.umich.edu * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
277396Sgblack@eecs.umich.edu *
287396Sgblack@eecs.umich.edu * Authors: Gabe Black
297396Sgblack@eecs.umich.edu *          Ali Saidi
307396Sgblack@eecs.umich.edu */
317396Sgblack@eecs.umich.edu
327396Sgblack@eecs.umich.edu#include "arch/alpha/isa_traits.hh"
337396Sgblack@eecs.umich.edu#include "arch/alpha/process.hh"
347396Sgblack@eecs.umich.edu#include "base/loader/object_file.hh"
357396Sgblack@eecs.umich.edu#include "base/misc.hh"
367396Sgblack@eecs.umich.edu#include "cpu/thread_context.hh"
377396Sgblack@eecs.umich.edu#include "sim/system.hh"
387396Sgblack@eecs.umich.edu
397396Sgblack@eecs.umich.eduusing namespace AlphaISA;
407396Sgblack@eecs.umich.eduusing namespace std;
417396Sgblack@eecs.umich.edu
427434Sgblack@eecs.umich.eduAlphaLiveProcess::AlphaLiveProcess(LiveProcessParams *params,
437434Sgblack@eecs.umich.edu                                   ObjectFile *objFile)
447434Sgblack@eecs.umich.edu    : LiveProcess(params, objFile)
457434Sgblack@eecs.umich.edu{
467434Sgblack@eecs.umich.edu    brk_point = objFile->dataBase() + objFile->dataSize() + objFile->bssSize();
477434Sgblack@eecs.umich.edu    brk_point = roundUp(brk_point, VMPageSize);
487396Sgblack@eecs.umich.edu
497396Sgblack@eecs.umich.edu    // Set up stack.  On Alpha, stack goes below text section.  This
507396Sgblack@eecs.umich.edu    // code should get moved to some architecture-specific spot.
517396Sgblack@eecs.umich.edu    stack_base = objFile->textBase() - (409600+4096);
527396Sgblack@eecs.umich.edu
537396Sgblack@eecs.umich.edu    // Set up region for mmaps.  Tru64 seems to start just above 0 and
547396Sgblack@eecs.umich.edu    // grow up from there.
557396Sgblack@eecs.umich.edu    mmap_start = mmap_end = 0x10000;
567396Sgblack@eecs.umich.edu
577396Sgblack@eecs.umich.edu    // Set pointer for next thread stack.  Reserve 8M for main stack.
587396Sgblack@eecs.umich.edu    next_thread_stack_base = stack_base - (8 * 1024 * 1024);
597396Sgblack@eecs.umich.edu
607396Sgblack@eecs.umich.edu}
617396Sgblack@eecs.umich.edu
627396Sgblack@eecs.umich.eduvoid
637396Sgblack@eecs.umich.eduAlphaLiveProcess::startup()
647396Sgblack@eecs.umich.edu{
657396Sgblack@eecs.umich.edu    if (checkpointRestored)
667396Sgblack@eecs.umich.edu        return;
677396Sgblack@eecs.umich.edu
687396Sgblack@eecs.umich.edu    argsInit(MachineBytes, VMPageSize);
697396Sgblack@eecs.umich.edu
707396Sgblack@eecs.umich.edu    ThreadContext *tc = system->getThreadContext(contextIds[0]);
717396Sgblack@eecs.umich.edu    tc->setIntReg(GlobalPointerReg, objFile->globalPointer());
727396Sgblack@eecs.umich.edu    //Operate in user mode
737396Sgblack@eecs.umich.edu    tc->setMiscRegNoEffect(IPR_ICM, 0x18);
747396Sgblack@eecs.umich.edu    //No super page mapping
757396Sgblack@eecs.umich.edu    tc->setMiscRegNoEffect(IPR_MCSR, 0);
767396Sgblack@eecs.umich.edu    //Set this to 0 for now, but it should be unique for each process
777396Sgblack@eecs.umich.edu    tc->setMiscRegNoEffect(IPR_DTB_ASN, M5_pid << 57);
787396Sgblack@eecs.umich.edu}
797396Sgblack@eecs.umich.edu
807396Sgblack@eecs.umich.edu