ExtSlave.hh revision 10779
1// Copyright (c) 2015 ARM Limited 2// All rights reserved. 3// 4// The license below extends only to copyright in the software and shall 5// not be construed as granting a license to any other intellectual 6// property including but not limited to intellectual property relating 7// to a hardware implementation of the functionality of the software 8// licensed hereunder. You may use the software subject to the license 9// terms below provided that you ensure that this notice is replicated 10// unmodified and in its entirety in all distributions of the software, 11// modified or unmodified, in source code or in binary form. 12// 13// Redistribution and use in source and binary forms, with or without 14// modification, are permitted provided that the following conditions are 15// met: redistributions of source code must retain the above copyright 16// notice, this list of conditions and the following disclaimer; 17// redistributions in binary form must reproduce the above copyright 18// notice, this list of conditions and the following disclaimer in the 19// documentation and/or other materials provided with the distribution; 20// neither the name of the copyright holders nor the names of its 21// contributors may be used to endorse or promote products derived from 22// this software without specific prior written permission. 23// 24// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 25// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 26// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 27// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 28// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 29// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 30// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 31// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 32// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 33// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 34// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 35 36// Copyright 2009-2014 Sandia Coporation. Under the terms 37// of Contract DE-AC04-94AL85000 with Sandia Corporation, the U.S. 38// Government retains certain rights in this software. 39// 40// Copyright (c) 2009-2014, Sandia Corporation 41// All rights reserved. 42// 43// For license information, see the LICENSE file in the current directory. 44 45#ifndef EXT_SST_EXTSLAVE_HH 46#define EXT_SST_EXTSLAVE_HH 47 48#include <sst/core/serialization.h> 49#include <sst/core/component.h> 50#include <sst/core/output.h> 51#include <sst/core/interfaces/simpleMem.h> 52 53#include <sim/sim_object.hh> 54#include <mem/packet.hh> 55#include <mem/request.hh> 56#include <mem/external_slave.hh> 57 58namespace SST { 59class Link; 60class Event; 61class MemEvent; 62namespace gem5 { 63 64class gem5Component; 65 66class ExtSlave : public ExternalSlave::Port { 67 public: 68 const std::string name; 69 70 bool 71 recvTimingSnoopResp(PacketPtr packet) 72 { 73 fatal("recvTimingSnoopResp unimplemented"); 74 return false; 75 } 76 77 bool recvTimingReq(PacketPtr packet); 78 79 void recvFunctional(PacketPtr packet); 80 81 void recvRespRetry(); 82 83 Tick 84 recvAtomic(PacketPtr packet) 85 { 86 fatal("recvAtomic unimplemented"); 87 } 88 89 enum Phase { CONSTRUCTION, INIT, RUN }; 90 91 gem5Component *comp; 92 Output &out; 93 Phase simPhase; 94 95 std::list<MemEvent*>* initPackets; 96 Link* link; 97 std::list<PacketPtr> respQ; 98 bool blocked() { return !respQ.empty(); } 99 100 typedef std::map<Event::id_type, ::Packet*> PacketMap_t; 101 PacketMap_t PacketMap; // SST Event id -> gem5 Packet* 102 103public: 104 ExtSlave(gem5Component*, Output&, ExternalSlave&, std::string&); 105 void init(unsigned phase); 106 107 void 108 setup() 109 { 110 simPhase = RUN; 111 } 112 113 void handleEvent(Event*); 114}; 115 116} 117} 118 119#endif 120