Simulation.py revision 8718
15347Ssaidi@eecs.umich.edu# Copyright (c) 2006-2008 The Regents of The University of Michigan
27534Ssteve.reinhardt@amd.com# Copyright (c) 2010 Advanced Micro Devices, Inc.
33395Shsul@eecs.umich.edu# All rights reserved.
43395Shsul@eecs.umich.edu#
53395Shsul@eecs.umich.edu# Redistribution and use in source and binary forms, with or without
63395Shsul@eecs.umich.edu# modification, are permitted provided that the following conditions are
73395Shsul@eecs.umich.edu# met: redistributions of source code must retain the above copyright
83395Shsul@eecs.umich.edu# notice, this list of conditions and the following disclaimer;
93395Shsul@eecs.umich.edu# redistributions in binary form must reproduce the above copyright
103395Shsul@eecs.umich.edu# notice, this list of conditions and the following disclaimer in the
113395Shsul@eecs.umich.edu# documentation and/or other materials provided with the distribution;
123395Shsul@eecs.umich.edu# neither the name of the copyright holders nor the names of its
133395Shsul@eecs.umich.edu# contributors may be used to endorse or promote products derived from
143395Shsul@eecs.umich.edu# this software without specific prior written permission.
153395Shsul@eecs.umich.edu#
163395Shsul@eecs.umich.edu# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
173395Shsul@eecs.umich.edu# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
183395Shsul@eecs.umich.edu# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
193395Shsul@eecs.umich.edu# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
203395Shsul@eecs.umich.edu# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
213395Shsul@eecs.umich.edu# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
223395Shsul@eecs.umich.edu# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
233395Shsul@eecs.umich.edu# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
243395Shsul@eecs.umich.edu# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
253395Shsul@eecs.umich.edu# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
263395Shsul@eecs.umich.edu# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
273395Shsul@eecs.umich.edu#
283395Shsul@eecs.umich.edu# Authors: Lisa Hsu
293395Shsul@eecs.umich.edu
303395Shsul@eecs.umich.edufrom os import getcwd
313509Shsul@eecs.umich.edufrom os.path import join as joinpath
326654Snate@binkert.org
333395Shsul@eecs.umich.eduimport m5
346654Snate@binkert.orgfrom m5.defines import buildEnv
353395Shsul@eecs.umich.edufrom m5.objects import *
366654Snate@binkert.orgfrom m5.util import *
376654Snate@binkert.org
386654Snate@binkert.orgaddToPath('../common')
393395Shsul@eecs.umich.edu
403481Shsul@eecs.umich.edudef setCPUClass(options):
413481Shsul@eecs.umich.edu
423481Shsul@eecs.umich.edu    atomic = False
438649Snilay@cs.wisc.edu    if options.cpu_type == "timing":
445347Ssaidi@eecs.umich.edu        class TmpClass(TimingSimpleCPU): pass
458649Snilay@cs.wisc.edu    elif options.cpu_type == "detailed":
468718Snilay@cs.wisc.edu        if not options.caches and not options.ruby:
473681Sktlim@umich.edu            print "O3 CPU must be used with caches"
483681Sktlim@umich.edu            sys.exit(1)
495347Ssaidi@eecs.umich.edu        class TmpClass(DerivO3CPU): pass
508649Snilay@cs.wisc.edu    elif options.cpu_type == "inorder":
515869Sksewell@umich.edu        if not options.caches:
525869Sksewell@umich.edu            print "InOrder CPU must be used with caches"
535869Sksewell@umich.edu            sys.exit(1)
545869Sksewell@umich.edu        class TmpClass(InOrderCPU): pass
553481Shsul@eecs.umich.edu    else:
565347Ssaidi@eecs.umich.edu        class TmpClass(AtomicSimpleCPU): pass
573481Shsul@eecs.umich.edu        atomic = True
583481Shsul@eecs.umich.edu
593481Shsul@eecs.umich.edu    CPUClass = None
603481Shsul@eecs.umich.edu    test_mem_mode = 'atomic'
613481Shsul@eecs.umich.edu
623481Shsul@eecs.umich.edu    if not atomic:
638689Snilay@cs.wisc.edu        if options.checkpoint_restore != None:
648689Snilay@cs.wisc.edu            if options.restore_with_cpu != options.cpu_type:
658689Snilay@cs.wisc.edu                CPUClass = TmpClass
668689Snilay@cs.wisc.edu                class TmpClass(AtomicSimpleCPU): pass
678689Snilay@cs.wisc.edu            else:
688689Snilay@cs.wisc.edu                if options.restore_with_cpu != "atomic":
698689Snilay@cs.wisc.edu                    test_mem_mode = 'timing'
708689Snilay@cs.wisc.edu
718689Snilay@cs.wisc.edu        elif options.fast_forward:
723481Shsul@eecs.umich.edu            CPUClass = TmpClass
735347Ssaidi@eecs.umich.edu            class TmpClass(AtomicSimpleCPU): pass
743481Shsul@eecs.umich.edu        else:
753481Shsul@eecs.umich.edu            test_mem_mode = 'timing'
763481Shsul@eecs.umich.edu
773481Shsul@eecs.umich.edu    return (TmpClass, test_mem_mode, CPUClass)
783481Shsul@eecs.umich.edu
793481Shsul@eecs.umich.edu
803481Shsul@eecs.umich.edudef run(options, root, testsys, cpu_class):
813395Shsul@eecs.umich.edu    if options.maxtick:
823395Shsul@eecs.umich.edu        maxtick = options.maxtick
833395Shsul@eecs.umich.edu    elif options.maxtime:
844167Sbinkertn@umich.edu        simtime = m5.ticks.seconds(simtime)
853395Shsul@eecs.umich.edu        print "simulating for: ", simtime
863395Shsul@eecs.umich.edu        maxtick = simtime
873395Shsul@eecs.umich.edu    else:
883511Shsul@eecs.umich.edu        maxtick = m5.MaxTick
893395Shsul@eecs.umich.edu
903395Shsul@eecs.umich.edu    if options.checkpoint_dir:
913395Shsul@eecs.umich.edu        cptdir = options.checkpoint_dir
925211Ssaidi@eecs.umich.edu    elif m5.options.outdir:
935211Ssaidi@eecs.umich.edu        cptdir = m5.options.outdir
943395Shsul@eecs.umich.edu    else:
953395Shsul@eecs.umich.edu        cptdir = getcwd()
963395Shsul@eecs.umich.edu
975370Ssaidi@eecs.umich.edu    if options.fast_forward and options.checkpoint_restore != None:
986654Snate@binkert.org        fatal("Can't specify both --fast-forward and --checkpoint-restore")
995370Ssaidi@eecs.umich.edu
1005371Shsul@eecs.umich.edu    if options.standard_switch and not options.caches:
1016654Snate@binkert.org        fatal("Must specify --caches when using --standard-switch")
1025370Ssaidi@eecs.umich.edu
1033395Shsul@eecs.umich.edu    np = options.num_cpus
1043395Shsul@eecs.umich.edu    max_checkpoints = options.max_checkpoints
1053481Shsul@eecs.umich.edu    switch_cpus = None
1063481Shsul@eecs.umich.edu
1078318Sksewell@umich.edu    if options.prog_interval:
1086144Sksewell@umich.edu        for i in xrange(np):
1098311Sksewell@umich.edu            testsys.cpu[i].progress_interval = options.prog_interval
1106144Sksewell@umich.edu
1116641Sksewell@umich.edu    if options.maxinsts:
1126641Sksewell@umich.edu        for i in xrange(np):
1136641Sksewell@umich.edu            testsys.cpu[i].max_insts_any_thread = options.maxinsts
1146641Sksewell@umich.edu
1153481Shsul@eecs.umich.edu    if cpu_class:
1163481Shsul@eecs.umich.edu        switch_cpus = [cpu_class(defer_registration=True, cpu_id=(np+i))
1173481Shsul@eecs.umich.edu                       for i in xrange(np)]
1183481Shsul@eecs.umich.edu
1193481Shsul@eecs.umich.edu        for i in xrange(np):
1205361Srstrong@cs.ucsd.edu            if options.fast_forward:
1215369Ssaidi@eecs.umich.edu                testsys.cpu[i].max_insts_any_thread = int(options.fast_forward)
1223481Shsul@eecs.umich.edu            switch_cpus[i].system =  testsys
1236654Snate@binkert.org            if not buildEnv['FULL_SYSTEM']:
1243481Shsul@eecs.umich.edu                switch_cpus[i].workload = testsys.cpu[i].workload
1253481Shsul@eecs.umich.edu            switch_cpus[i].clock = testsys.cpu[0].clock
1265369Ssaidi@eecs.umich.edu            # simulation period
1278311Sksewell@umich.edu            if options.maxinsts:
1288311Sksewell@umich.edu                switch_cpus[i].max_insts_any_thread = options.maxinsts
1293481Shsul@eecs.umich.edu
1305311Ssaidi@eecs.umich.edu        testsys.switch_cpus = switch_cpus
1313481Shsul@eecs.umich.edu        switch_cpu_list = [(testsys.cpu[i], switch_cpus[i]) for i in xrange(np)]
1323395Shsul@eecs.umich.edu
1333395Shsul@eecs.umich.edu    if options.standard_switch:
1348211Satgutier@umich.edu        if not options.caches:
1358211Satgutier@umich.edu            # O3 CPU must have a cache to work.
1368211Satgutier@umich.edu            print "O3 CPU must be used with caches"
1378211Satgutier@umich.edu            sys.exit(1)
1388211Satgutier@umich.edu
1393395Shsul@eecs.umich.edu        switch_cpus = [TimingSimpleCPU(defer_registration=True, cpu_id=(np+i))
1403395Shsul@eecs.umich.edu                       for i in xrange(np)]
1413478Shsul@eecs.umich.edu        switch_cpus_1 = [DerivO3CPU(defer_registration=True, cpu_id=(2*np+i))
1423395Shsul@eecs.umich.edu                        for i in xrange(np)]
1433478Shsul@eecs.umich.edu
1443395Shsul@eecs.umich.edu        for i in xrange(np):
1453395Shsul@eecs.umich.edu            switch_cpus[i].system =  testsys
1463478Shsul@eecs.umich.edu            switch_cpus_1[i].system =  testsys
1476654Snate@binkert.org            if not buildEnv['FULL_SYSTEM']:
1483395Shsul@eecs.umich.edu                switch_cpus[i].workload = testsys.cpu[i].workload
1493478Shsul@eecs.umich.edu                switch_cpus_1[i].workload = testsys.cpu[i].workload
1503395Shsul@eecs.umich.edu            switch_cpus[i].clock = testsys.cpu[0].clock
1513478Shsul@eecs.umich.edu            switch_cpus_1[i].clock = testsys.cpu[0].clock
1523480Shsul@eecs.umich.edu
1535361Srstrong@cs.ucsd.edu            # if restoring, make atomic cpu simulate only a few instructions
1545369Ssaidi@eecs.umich.edu            if options.checkpoint_restore != None:
1555361Srstrong@cs.ucsd.edu                testsys.cpu[i].max_insts_any_thread = 1
1565361Srstrong@cs.ucsd.edu            # Fast forward to specified location if we are not restoring
1575361Srstrong@cs.ucsd.edu            elif options.fast_forward:
1585369Ssaidi@eecs.umich.edu                testsys.cpu[i].max_insts_any_thread = int(options.fast_forward)
1595361Srstrong@cs.ucsd.edu            # Fast forward to a simpoint (warning: time consuming)
1605361Srstrong@cs.ucsd.edu            elif options.simpoint:
1615378Ssaidi@eecs.umich.edu                if testsys.cpu[i].workload[0].simpoint == 0:
1626654Snate@binkert.org                    fatal('simpoint not found')
1635361Srstrong@cs.ucsd.edu                testsys.cpu[i].max_insts_any_thread = \
1645361Srstrong@cs.ucsd.edu                    testsys.cpu[i].workload[0].simpoint
1655361Srstrong@cs.ucsd.edu            # No distance specified, just switch
1665361Srstrong@cs.ucsd.edu            else:
1675361Srstrong@cs.ucsd.edu                testsys.cpu[i].max_insts_any_thread = 1
1685361Srstrong@cs.ucsd.edu
1695361Srstrong@cs.ucsd.edu            # warmup period
1705361Srstrong@cs.ucsd.edu            if options.warmup_insts:
1715361Srstrong@cs.ucsd.edu                switch_cpus[i].max_insts_any_thread =  options.warmup_insts
1725361Srstrong@cs.ucsd.edu
1735361Srstrong@cs.ucsd.edu            # simulation period
1748311Sksewell@umich.edu            if options.maxinsts:
1758311Sksewell@umich.edu                switch_cpus_1[i].max_insts_any_thread = options.maxinsts
1765353Svilas.sridharan@gmail.com
1778211Satgutier@umich.edu        testsys.switch_cpus = switch_cpus
1788211Satgutier@umich.edu        testsys.switch_cpus_1 = switch_cpus_1
1798211Satgutier@umich.edu        switch_cpu_list = [(testsys.cpu[i], switch_cpus[i]) for i in xrange(np)]
1808211Satgutier@umich.edu        switch_cpu_list1 = [(switch_cpus[i], switch_cpus_1[i]) for i in xrange(np)]
1813395Shsul@eecs.umich.edu
1825361Srstrong@cs.ucsd.edu    # set the checkpoint in the cpu before m5.instantiate is called
1835369Ssaidi@eecs.umich.edu    if options.take_checkpoints != None and \
1845361Srstrong@cs.ucsd.edu           (options.simpoint or options.at_instruction):
1855361Srstrong@cs.ucsd.edu        offset = int(options.take_checkpoints)
1865361Srstrong@cs.ucsd.edu        # Set an instruction break point
1875361Srstrong@cs.ucsd.edu        if options.simpoint:
1885361Srstrong@cs.ucsd.edu            for i in xrange(np):
1895378Ssaidi@eecs.umich.edu                if testsys.cpu[i].workload[0].simpoint == 0:
1906654Snate@binkert.org                    fatal('no simpoint for testsys.cpu[%d].workload[0]', i)
1915369Ssaidi@eecs.umich.edu                checkpoint_inst = int(testsys.cpu[i].workload[0].simpoint) + offset
1925361Srstrong@cs.ucsd.edu                testsys.cpu[i].max_insts_any_thread = checkpoint_inst
1935361Srstrong@cs.ucsd.edu                # used for output below
1945361Srstrong@cs.ucsd.edu                options.take_checkpoints = checkpoint_inst
1955361Srstrong@cs.ucsd.edu        else:
1965361Srstrong@cs.ucsd.edu            options.take_checkpoints = offset
1975361Srstrong@cs.ucsd.edu            # Set all test cpus with the right number of instructions
1985361Srstrong@cs.ucsd.edu            # for the upcoming simulation
1995361Srstrong@cs.ucsd.edu            for i in xrange(np):
2005361Srstrong@cs.ucsd.edu                testsys.cpu[i].max_insts_any_thread = offset
2015361Srstrong@cs.ucsd.edu
2027531Ssteve.reinhardt@amd.com    checkpoint_dir = None
2035369Ssaidi@eecs.umich.edu    if options.checkpoint_restore != None:
2045361Srstrong@cs.ucsd.edu        from os.path import isdir, exists
2053395Shsul@eecs.umich.edu        from os import listdir
2063395Shsul@eecs.umich.edu        import re
2073395Shsul@eecs.umich.edu
2083395Shsul@eecs.umich.edu        if not isdir(cptdir):
2096654Snate@binkert.org            fatal("checkpoint dir %s does not exist!", cptdir)
2103395Shsul@eecs.umich.edu
2117530Ssteve.reinhardt@amd.com        if options.at_instruction or options.simpoint:
2127530Ssteve.reinhardt@amd.com            inst = options.checkpoint_restore
2137530Ssteve.reinhardt@amd.com            if options.simpoint:
2147530Ssteve.reinhardt@amd.com                # assume workload 0 has the simpoint
2157530Ssteve.reinhardt@amd.com                if testsys.cpu[0].workload[0].simpoint == 0:
2167530Ssteve.reinhardt@amd.com                    fatal('Unable to find simpoint')
2177530Ssteve.reinhardt@amd.com                inst += int(testsys.cpu[0].workload[0].simpoint)
2187530Ssteve.reinhardt@amd.com
2197530Ssteve.reinhardt@amd.com            checkpoint_dir = joinpath(cptdir,
2207530Ssteve.reinhardt@amd.com                                      "cpt.%s.%s" % (options.bench, inst))
2215361Srstrong@cs.ucsd.edu            if not exists(checkpoint_dir):
2226654Snate@binkert.org                fatal("Unable to find checkpoint directory %s", checkpoint_dir)
2235361Srstrong@cs.ucsd.edu        else:
2245361Srstrong@cs.ucsd.edu            dirs = listdir(cptdir)
2255361Srstrong@cs.ucsd.edu            expr = re.compile('cpt\.([0-9]*)')
2265361Srstrong@cs.ucsd.edu            cpts = []
2275361Srstrong@cs.ucsd.edu            for dir in dirs:
2285361Srstrong@cs.ucsd.edu                match = expr.match(dir)
2295361Srstrong@cs.ucsd.edu                if match:
2305361Srstrong@cs.ucsd.edu                    cpts.append(match.group(1))
2313999Ssaidi@eecs.umich.edu
2325361Srstrong@cs.ucsd.edu            cpts.sort(lambda a,b: cmp(long(a), long(b)))
2335361Srstrong@cs.ucsd.edu
2345361Srstrong@cs.ucsd.edu            cpt_num = options.checkpoint_restore
2355361Srstrong@cs.ucsd.edu
2365361Srstrong@cs.ucsd.edu            if cpt_num > len(cpts):
2376654Snate@binkert.org                fatal('Checkpoint %d not found', cpt_num)
2385361Srstrong@cs.ucsd.edu
2395361Srstrong@cs.ucsd.edu            ## Adjust max tick based on our starting tick
2405361Srstrong@cs.ucsd.edu            maxtick = maxtick - int(cpts[cpt_num - 1])
2417531Ssteve.reinhardt@amd.com            checkpoint_dir = joinpath(cptdir, "cpt.%s" % cpts[cpt_num - 1])
2425361Srstrong@cs.ucsd.edu
2437531Ssteve.reinhardt@amd.com    m5.instantiate(checkpoint_dir)
2443395Shsul@eecs.umich.edu
2453481Shsul@eecs.umich.edu    if options.standard_switch or cpu_class:
2465361Srstrong@cs.ucsd.edu        if options.standard_switch:
2475361Srstrong@cs.ucsd.edu            print "Switch at instruction count:%s" % \
2485361Srstrong@cs.ucsd.edu                    str(testsys.cpu[0].max_insts_any_thread)
2495361Srstrong@cs.ucsd.edu            exit_event = m5.simulate()
2505361Srstrong@cs.ucsd.edu        elif cpu_class and options.fast_forward:
2515361Srstrong@cs.ucsd.edu            print "Switch at instruction count:%s" % \
2525361Srstrong@cs.ucsd.edu                    str(testsys.cpu[0].max_insts_any_thread)
2535361Srstrong@cs.ucsd.edu            exit_event = m5.simulate()
2545361Srstrong@cs.ucsd.edu        else:
2555361Srstrong@cs.ucsd.edu            print "Switch at curTick count:%s" % str(10000)
2565361Srstrong@cs.ucsd.edu            exit_event = m5.simulate(10000)
2577766Sgblack@eecs.umich.edu        print "Switched CPUS @ tick %s" % (m5.curTick())
2583395Shsul@eecs.umich.edu
2595361Srstrong@cs.ucsd.edu        # when you change to Timing (or Atomic), you halt the system
2605361Srstrong@cs.ucsd.edu        # given as argument.  When you are finished with the system
2615361Srstrong@cs.ucsd.edu        # changes (including switchCpus), you must resume the system
2625361Srstrong@cs.ucsd.edu        # manually.  You DON'T need to resume after just switching
2635361Srstrong@cs.ucsd.edu        # CPUs if you haven't changed anything on the system level.
2643395Shsul@eecs.umich.edu
2653395Shsul@eecs.umich.edu        m5.changeToTiming(testsys)
2663395Shsul@eecs.umich.edu        m5.switchCpus(switch_cpu_list)
2673395Shsul@eecs.umich.edu        m5.resume(testsys)
2683395Shsul@eecs.umich.edu
2693481Shsul@eecs.umich.edu        if options.standard_switch:
2705361Srstrong@cs.ucsd.edu            print "Switch at instruction count:%d" % \
2715361Srstrong@cs.ucsd.edu                    (testsys.switch_cpus[0].max_insts_any_thread)
2725361Srstrong@cs.ucsd.edu
2735361Srstrong@cs.ucsd.edu            #warmup instruction count may have already been set
2745361Srstrong@cs.ucsd.edu            if options.warmup_insts:
2755361Srstrong@cs.ucsd.edu                exit_event = m5.simulate()
2765361Srstrong@cs.ucsd.edu            else:
2775353Svilas.sridharan@gmail.com                exit_event = m5.simulate(options.warmup)
2787766Sgblack@eecs.umich.edu            print "Switching CPUS @ tick %s" % (m5.curTick())
2795361Srstrong@cs.ucsd.edu            print "Simulation ends instruction count:%d" % \
2805361Srstrong@cs.ucsd.edu                    (testsys.switch_cpus_1[0].max_insts_any_thread)
2815072Ssaidi@eecs.umich.edu            m5.drain(testsys)
2823481Shsul@eecs.umich.edu            m5.switchCpus(switch_cpu_list1)
2835072Ssaidi@eecs.umich.edu            m5.resume(testsys)
2843395Shsul@eecs.umich.edu
2853395Shsul@eecs.umich.edu    num_checkpoints = 0
2863395Shsul@eecs.umich.edu    exit_cause = ''
2873395Shsul@eecs.umich.edu
2887489Ssteve.reinhardt@amd.com    # If we're taking and restoring checkpoints, use checkpoint_dir
2897489Ssteve.reinhardt@amd.com    # option only for finding the checkpoints to restore from.  This
2907489Ssteve.reinhardt@amd.com    # lets us test checkpointing by restoring from one set of
2917489Ssteve.reinhardt@amd.com    # checkpoints, generating a second set, and then comparing them.
2927489Ssteve.reinhardt@amd.com    if options.take_checkpoints and options.checkpoint_restore:
2937489Ssteve.reinhardt@amd.com        if m5.options.outdir:
2947489Ssteve.reinhardt@amd.com            cptdir = m5.options.outdir
2957489Ssteve.reinhardt@amd.com        else:
2967489Ssteve.reinhardt@amd.com            cptdir = getcwd()
2977489Ssteve.reinhardt@amd.com
2985361Srstrong@cs.ucsd.edu    # Checkpoints being taken via the command line at <when> and at
2995361Srstrong@cs.ucsd.edu    # subsequent periods of <period>.  Checkpoint instructions
3005361Srstrong@cs.ucsd.edu    # received from the benchmark running are ignored and skipped in
3015361Srstrong@cs.ucsd.edu    # favor of command line checkpoint instructions.
3025369Ssaidi@eecs.umich.edu    if options.take_checkpoints != None :
3035361Srstrong@cs.ucsd.edu        if options.at_instruction or options.simpoint:
3045369Ssaidi@eecs.umich.edu            checkpoint_inst = int(options.take_checkpoints)
3053395Shsul@eecs.umich.edu
3065361Srstrong@cs.ucsd.edu            # maintain correct offset if we restored from some instruction
3075369Ssaidi@eecs.umich.edu            if options.checkpoint_restore != None:
3085361Srstrong@cs.ucsd.edu                checkpoint_inst += options.checkpoint_restore
3093395Shsul@eecs.umich.edu
3105361Srstrong@cs.ucsd.edu            print "Creating checkpoint at inst:%d" % (checkpoint_inst)
3115361Srstrong@cs.ucsd.edu            exit_event = m5.simulate()
3125361Srstrong@cs.ucsd.edu            print "exit cause = %s" % (exit_event.getCause())
3133395Shsul@eecs.umich.edu
3145361Srstrong@cs.ucsd.edu            # skip checkpoint instructions should they exist
3155361Srstrong@cs.ucsd.edu            while exit_event.getCause() == "checkpoint":
3165361Srstrong@cs.ucsd.edu                exit_event = m5.simulate()
3173999Ssaidi@eecs.umich.edu
3185361Srstrong@cs.ucsd.edu            if exit_event.getCause() == \
3195361Srstrong@cs.ucsd.edu                   "a thread reached the max instruction count":
3207525Ssteve.reinhardt@amd.com                m5.checkpoint(joinpath(cptdir, "cpt.%s.%d" % \
3215361Srstrong@cs.ucsd.edu                        (options.bench, checkpoint_inst)))
3225361Srstrong@cs.ucsd.edu                print "Checkpoint written."
3235361Srstrong@cs.ucsd.edu                num_checkpoints += 1
3243999Ssaidi@eecs.umich.edu
3255361Srstrong@cs.ucsd.edu            if exit_event.getCause() == "user interrupt received":
3265361Srstrong@cs.ucsd.edu                exit_cause = exit_event.getCause();
3275361Srstrong@cs.ucsd.edu        else:
3285369Ssaidi@eecs.umich.edu            when, period = options.take_checkpoints.split(",", 1)
3295369Ssaidi@eecs.umich.edu            when = int(when)
3305369Ssaidi@eecs.umich.edu            period = int(period)
3315369Ssaidi@eecs.umich.edu
3325361Srstrong@cs.ucsd.edu            exit_event = m5.simulate(when)
3335361Srstrong@cs.ucsd.edu            while exit_event.getCause() == "checkpoint":
3345361Srstrong@cs.ucsd.edu                exit_event = m5.simulate(when - m5.curTick())
3355361Srstrong@cs.ucsd.edu
3365361Srstrong@cs.ucsd.edu            if exit_event.getCause() == "simulate() limit reached":
3377525Ssteve.reinhardt@amd.com                m5.checkpoint(joinpath(cptdir, "cpt.%d"))
3385361Srstrong@cs.ucsd.edu                num_checkpoints += 1
3395361Srstrong@cs.ucsd.edu
3405361Srstrong@cs.ucsd.edu            sim_ticks = when
3415361Srstrong@cs.ucsd.edu            exit_cause = "maximum %d checkpoints dropped" % max_checkpoints
3425361Srstrong@cs.ucsd.edu            while num_checkpoints < max_checkpoints and \
3435361Srstrong@cs.ucsd.edu                    exit_event.getCause() == "simulate() limit reached":
3445361Srstrong@cs.ucsd.edu                if (sim_ticks + period) > maxtick:
3455361Srstrong@cs.ucsd.edu                    exit_event = m5.simulate(maxtick - sim_ticks)
3465361Srstrong@cs.ucsd.edu                    exit_cause = exit_event.getCause()
3475361Srstrong@cs.ucsd.edu                    break
3485361Srstrong@cs.ucsd.edu                else:
3495361Srstrong@cs.ucsd.edu                    exit_event = m5.simulate(period)
3505361Srstrong@cs.ucsd.edu                    sim_ticks += period
3515361Srstrong@cs.ucsd.edu                    while exit_event.getCause() == "checkpoint":
3525361Srstrong@cs.ucsd.edu                        exit_event = m5.simulate(sim_ticks - m5.curTick())
3535361Srstrong@cs.ucsd.edu                    if exit_event.getCause() == "simulate() limit reached":
3547525Ssteve.reinhardt@amd.com                        m5.checkpoint(joinpath(cptdir, "cpt.%d"))
3555361Srstrong@cs.ucsd.edu                        num_checkpoints += 1
3565361Srstrong@cs.ucsd.edu
3575361Srstrong@cs.ucsd.edu            if exit_event.getCause() != "simulate() limit reached":
3585361Srstrong@cs.ucsd.edu                exit_cause = exit_event.getCause();
3595361Srstrong@cs.ucsd.edu
3605361Srstrong@cs.ucsd.edu    else: # no checkpoints being taken via this script
3615361Srstrong@cs.ucsd.edu        if options.fast_forward:
3625361Srstrong@cs.ucsd.edu            m5.stats.reset()
3635361Srstrong@cs.ucsd.edu        print "**** REAL SIMULATION ****"
3643395Shsul@eecs.umich.edu        exit_event = m5.simulate(maxtick)
3653395Shsul@eecs.umich.edu
3663395Shsul@eecs.umich.edu        while exit_event.getCause() == "checkpoint":
3677525Ssteve.reinhardt@amd.com            m5.checkpoint(joinpath(cptdir, "cpt.%d"))
3683395Shsul@eecs.umich.edu            num_checkpoints += 1
3693395Shsul@eecs.umich.edu            if num_checkpoints == max_checkpoints:
3705361Srstrong@cs.ucsd.edu                exit_cause = "maximum %d checkpoints dropped" % max_checkpoints
3713395Shsul@eecs.umich.edu                break
3723395Shsul@eecs.umich.edu
3733511Shsul@eecs.umich.edu            exit_event = m5.simulate(maxtick - m5.curTick())
3743395Shsul@eecs.umich.edu            exit_cause = exit_event.getCause()
3753395Shsul@eecs.umich.edu
3763395Shsul@eecs.umich.edu    if exit_cause == '':
3773395Shsul@eecs.umich.edu        exit_cause = exit_event.getCause()
3787766Sgblack@eecs.umich.edu    print 'Exiting @ tick %i because %s' % (m5.curTick(), exit_cause)
3793395Shsul@eecs.umich.edu
3806776SBrad.Beckmann@amd.com    if options.checkpoint_at_end:
3817525Ssteve.reinhardt@amd.com        m5.checkpoint(joinpath(cptdir, "cpt.%d"))
3826776SBrad.Beckmann@amd.com
383