CacheConfig.py revision 9789:233420718e61 
1# Copyright (c) 2012 ARM Limited
2# All rights reserved
3#
4# The license below extends only to copyright in the software and shall
5# not be construed as granting a license to any other intellectual
6# property including but not limited to intellectual property relating
7# to a hardware implementation of the functionality of the software
8# licensed hereunder.  You may use the software subject to the license
9# terms below provided that you ensure that this notice is replicated
10# unmodified and in its entirety in all distributions of the software,
11# modified or unmodified, in source code or in binary form.
12#
13# Copyright (c) 2010 Advanced Micro Devices, Inc.
14# All rights reserved.
15#
16# Redistribution and use in source and binary forms, with or without
17# modification, are permitted provided that the following conditions are
18# met: redistributions of source code must retain the above copyright
19# notice, this list of conditions and the following disclaimer;
20# redistributions in binary form must reproduce the above copyright
21# notice, this list of conditions and the following disclaimer in the
22# documentation and/or other materials provided with the distribution;
23# neither the name of the copyright holders nor the names of its
24# contributors may be used to endorse or promote products derived from
25# this software without specific prior written permission.
26#
27# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
28# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
29# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
30# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
31# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
32# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
33# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
34# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
35# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
36# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
37# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
38#
39# Authors: Lisa Hsu
40
41# Configure the M5 cache hierarchy config in one place
42#
43
44import m5
45from m5.objects import *
46from Caches import *
47
48def config_cache(options, system):
49    if options.cpu_type == "arm_detailed":
50        try:
51            from O3_ARM_v7a import *
52        except:
53            print "arm_detailed is unavailable. Did you compile the O3 model?"
54            sys.exit(1)
55
56        dcache_class, icache_class, l2_cache_class = \
57            O3_ARM_v7a_DCache, O3_ARM_v7a_ICache, O3_ARM_v7aL2
58    else:
59        dcache_class, icache_class, l2_cache_class = \
60            L1Cache, L1Cache, L2Cache
61
62    if options.l2cache:
63        # Provide a clock for the L2 and the L1-to-L2 bus here as they
64        # are not connected using addTwoLevelCacheHierarchy. Use the
65        # same clock as the CPUs, and set the L1-to-L2 bus width to 32
66        # bytes (256 bits).
67        system.l2 = l2_cache_class(clock=options.cpu_clock,
68                                   size=options.l2_size,
69                                   assoc=options.l2_assoc,
70                                   block_size=options.cacheline_size)
71
72        system.tol2bus = CoherentBus(clock = options.cpu_clock, width = 32)
73        system.l2.cpu_side = system.tol2bus.master
74        system.l2.mem_side = system.membus.slave
75
76    for i in xrange(options.num_cpus):
77        if options.caches:
78            icache = icache_class(size=options.l1i_size,
79                                  assoc=options.l1i_assoc,
80                                  block_size=options.cacheline_size)
81            dcache = dcache_class(size=options.l1d_size,
82                                  assoc=options.l1d_assoc,
83                                  block_size=options.cacheline_size)
84
85            # When connecting the caches, the clock is also inherited
86            # from the CPU in question
87            if buildEnv['TARGET_ISA'] == 'x86':
88                system.cpu[i].addPrivateSplitL1Caches(icache, dcache,
89                                                      PageTableWalkerCache(),
90                                                      PageTableWalkerCache())
91            else:
92                system.cpu[i].addPrivateSplitL1Caches(icache, dcache)
93        system.cpu[i].createInterruptController()
94        if options.l2cache:
95            system.cpu[i].connectAllPorts(system.tol2bus, system.membus)
96        else:
97            system.cpu[i].connectAllPorts(system.membus)
98
99    return system
100