stats.txt revision 9620:89aa34e10625
1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 0.000263 # Number of seconds simulated 4sim_ticks 262970500 # Number of ticks simulated 5final_tick 262970500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks 7host_inst_rate 110323 # Simulator instruction rate (inst/s) 8host_op_rate 110323 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 43749084 # Simulator tick rate (ticks/s) 10host_mem_usage 287188 # Number of bytes of host memory used 11host_seconds 6.01 # Real time elapsed on the host 12sim_insts 663135 # Number of instructions simulated 13sim_ops 663135 # Number of ops (including micro ops) simulated 14system.physmem.bytes_read::cpu0.inst 18240 # Number of bytes read from this memory 15system.physmem.bytes_read::cpu0.data 10560 # Number of bytes read from this memory 16system.physmem.bytes_read::cpu1.inst 4224 # Number of bytes read from this memory 17system.physmem.bytes_read::cpu1.data 1472 # Number of bytes read from this memory 18system.physmem.bytes_read::cpu2.inst 128 # Number of bytes read from this memory 19system.physmem.bytes_read::cpu2.data 960 # Number of bytes read from this memory 20system.physmem.bytes_read::cpu3.inst 64 # Number of bytes read from this memory 21system.physmem.bytes_read::cpu3.data 960 # Number of bytes read from this memory 22system.physmem.bytes_read::total 36608 # Number of bytes read from this memory 23system.physmem.bytes_inst_read::cpu0.inst 18240 # Number of instructions bytes read from this memory 24system.physmem.bytes_inst_read::cpu1.inst 4224 # Number of instructions bytes read from this memory 25system.physmem.bytes_inst_read::cpu2.inst 128 # Number of instructions bytes read from this memory 26system.physmem.bytes_inst_read::cpu3.inst 64 # Number of instructions bytes read from this memory 27system.physmem.bytes_inst_read::total 22656 # Number of instructions bytes read from this memory 28system.physmem.num_reads::cpu0.inst 285 # Number of read requests responded to by this memory 29system.physmem.num_reads::cpu0.data 165 # Number of read requests responded to by this memory 30system.physmem.num_reads::cpu1.inst 66 # Number of read requests responded to by this memory 31system.physmem.num_reads::cpu1.data 23 # Number of read requests responded to by this memory 32system.physmem.num_reads::cpu2.inst 2 # Number of read requests responded to by this memory 33system.physmem.num_reads::cpu2.data 15 # Number of read requests responded to by this memory 34system.physmem.num_reads::cpu3.inst 1 # Number of read requests responded to by this memory 35system.physmem.num_reads::cpu3.data 15 # Number of read requests responded to by this memory 36system.physmem.num_reads::total 572 # Number of read requests responded to by this memory 37system.physmem.bw_read::cpu0.inst 69361392 # Total read bandwidth from this memory (bytes/s) 38system.physmem.bw_read::cpu0.data 40156596 # Total read bandwidth from this memory (bytes/s) 39system.physmem.bw_read::cpu1.inst 16062638 # Total read bandwidth from this memory (bytes/s) 40system.physmem.bw_read::cpu1.data 5597586 # Total read bandwidth from this memory (bytes/s) 41system.physmem.bw_read::cpu2.inst 486747 # Total read bandwidth from this memory (bytes/s) 42system.physmem.bw_read::cpu2.data 3650600 # Total read bandwidth from this memory (bytes/s) 43system.physmem.bw_read::cpu3.inst 243373 # Total read bandwidth from this memory (bytes/s) 44system.physmem.bw_read::cpu3.data 3650600 # Total read bandwidth from this memory (bytes/s) 45system.physmem.bw_read::total 139209531 # Total read bandwidth from this memory (bytes/s) 46system.physmem.bw_inst_read::cpu0.inst 69361392 # Instruction read bandwidth from this memory (bytes/s) 47system.physmem.bw_inst_read::cpu1.inst 16062638 # Instruction read bandwidth from this memory (bytes/s) 48system.physmem.bw_inst_read::cpu2.inst 486747 # Instruction read bandwidth from this memory (bytes/s) 49system.physmem.bw_inst_read::cpu3.inst 243373 # Instruction read bandwidth from this memory (bytes/s) 50system.physmem.bw_inst_read::total 86154150 # Instruction read bandwidth from this memory (bytes/s) 51system.physmem.bw_total::cpu0.inst 69361392 # Total bandwidth to/from this memory (bytes/s) 52system.physmem.bw_total::cpu0.data 40156596 # Total bandwidth to/from this memory (bytes/s) 53system.physmem.bw_total::cpu1.inst 16062638 # Total bandwidth to/from this memory (bytes/s) 54system.physmem.bw_total::cpu1.data 5597586 # Total bandwidth to/from this memory (bytes/s) 55system.physmem.bw_total::cpu2.inst 486747 # Total bandwidth to/from this memory (bytes/s) 56system.physmem.bw_total::cpu2.data 3650600 # Total bandwidth to/from this memory (bytes/s) 57system.physmem.bw_total::cpu3.inst 243373 # Total bandwidth to/from this memory (bytes/s) 58system.physmem.bw_total::cpu3.data 3650600 # Total bandwidth to/from this memory (bytes/s) 59system.physmem.bw_total::total 139209531 # Total bandwidth to/from this memory (bytes/s) 60system.cpu0.workload.num_syscalls 89 # Number of system calls 61system.cpu0.numCycles 525941 # number of cpu cycles simulated 62system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started 63system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed 64system.cpu0.committedInsts 158580 # Number of instructions committed 65system.cpu0.committedOps 158580 # Number of ops (including micro ops) committed 66system.cpu0.num_int_alu_accesses 109212 # Number of integer alu accesses 67system.cpu0.num_fp_alu_accesses 0 # Number of float alu accesses 68system.cpu0.num_func_calls 390 # number of times a function call or return occured 69system.cpu0.num_conditional_control_insts 26033 # number of instructions that are conditional controls 70system.cpu0.num_int_insts 109212 # number of integer instructions 71system.cpu0.num_fp_insts 0 # number of float instructions 72system.cpu0.num_int_register_reads 315794 # number of times the integer registers were read 73system.cpu0.num_int_register_writes 110818 # number of times the integer registers were written 74system.cpu0.num_fp_register_reads 0 # number of times the floating registers were read 75system.cpu0.num_fp_register_writes 0 # number of times the floating registers were written 76system.cpu0.num_mem_refs 74024 # number of memory refs 77system.cpu0.num_load_insts 49009 # Number of load instructions 78system.cpu0.num_store_insts 25015 # Number of store instructions 79system.cpu0.num_idle_cycles 0 # Number of idle cycles 80system.cpu0.num_busy_cycles 525941 # Number of busy cycles 81system.cpu0.not_idle_fraction 1 # Percentage of non-idle cycles 82system.cpu0.idle_fraction 0 # Percentage of idle cycles 83system.cpu0.icache.replacements 215 # number of replacements 84system.cpu0.icache.tagsinuse 212.410852 # Cycle average of tags in use 85system.cpu0.icache.total_refs 158176 # Total number of references to valid blocks. 86system.cpu0.icache.sampled_refs 467 # Sample count of references to valid blocks. 87system.cpu0.icache.avg_refs 338.706638 # Average number of references to valid blocks. 88system.cpu0.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 89system.cpu0.icache.occ_blocks::cpu0.inst 212.410852 # Average occupied blocks per requestor 90system.cpu0.icache.occ_percent::cpu0.inst 0.414865 # Average percentage of cache occupancy 91system.cpu0.icache.occ_percent::total 0.414865 # Average percentage of cache occupancy 92system.cpu0.icache.ReadReq_hits::cpu0.inst 158176 # number of ReadReq hits 93system.cpu0.icache.ReadReq_hits::total 158176 # number of ReadReq hits 94system.cpu0.icache.demand_hits::cpu0.inst 158176 # number of demand (read+write) hits 95system.cpu0.icache.demand_hits::total 158176 # number of demand (read+write) hits 96system.cpu0.icache.overall_hits::cpu0.inst 158176 # number of overall hits 97system.cpu0.icache.overall_hits::total 158176 # number of overall hits 98system.cpu0.icache.ReadReq_misses::cpu0.inst 467 # number of ReadReq misses 99system.cpu0.icache.ReadReq_misses::total 467 # number of ReadReq misses 100system.cpu0.icache.demand_misses::cpu0.inst 467 # number of demand (read+write) misses 101system.cpu0.icache.demand_misses::total 467 # number of demand (read+write) misses 102system.cpu0.icache.overall_misses::cpu0.inst 467 # number of overall misses 103system.cpu0.icache.overall_misses::total 467 # number of overall misses 104system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 18143000 # number of ReadReq miss cycles 105system.cpu0.icache.ReadReq_miss_latency::total 18143000 # number of ReadReq miss cycles 106system.cpu0.icache.demand_miss_latency::cpu0.inst 18143000 # number of demand (read+write) miss cycles 107system.cpu0.icache.demand_miss_latency::total 18143000 # number of demand (read+write) miss cycles 108system.cpu0.icache.overall_miss_latency::cpu0.inst 18143000 # number of overall miss cycles 109system.cpu0.icache.overall_miss_latency::total 18143000 # number of overall miss cycles 110system.cpu0.icache.ReadReq_accesses::cpu0.inst 158643 # number of ReadReq accesses(hits+misses) 111system.cpu0.icache.ReadReq_accesses::total 158643 # number of ReadReq accesses(hits+misses) 112system.cpu0.icache.demand_accesses::cpu0.inst 158643 # number of demand (read+write) accesses 113system.cpu0.icache.demand_accesses::total 158643 # number of demand (read+write) accesses 114system.cpu0.icache.overall_accesses::cpu0.inst 158643 # number of overall (read+write) accesses 115system.cpu0.icache.overall_accesses::total 158643 # number of overall (read+write) accesses 116system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.002944 # miss rate for ReadReq accesses 117system.cpu0.icache.ReadReq_miss_rate::total 0.002944 # miss rate for ReadReq accesses 118system.cpu0.icache.demand_miss_rate::cpu0.inst 0.002944 # miss rate for demand accesses 119system.cpu0.icache.demand_miss_rate::total 0.002944 # miss rate for demand accesses 120system.cpu0.icache.overall_miss_rate::cpu0.inst 0.002944 # miss rate for overall accesses 121system.cpu0.icache.overall_miss_rate::total 0.002944 # miss rate for overall accesses 122system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 38850.107066 # average ReadReq miss latency 123system.cpu0.icache.ReadReq_avg_miss_latency::total 38850.107066 # average ReadReq miss latency 124system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 38850.107066 # average overall miss latency 125system.cpu0.icache.demand_avg_miss_latency::total 38850.107066 # average overall miss latency 126system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 38850.107066 # average overall miss latency 127system.cpu0.icache.overall_avg_miss_latency::total 38850.107066 # average overall miss latency 128system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 129system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 130system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked 131system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked 132system.cpu0.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 133system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 134system.cpu0.icache.fast_writes 0 # number of fast writes performed 135system.cpu0.icache.cache_copies 0 # number of cache copies performed 136system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 467 # number of ReadReq MSHR misses 137system.cpu0.icache.ReadReq_mshr_misses::total 467 # number of ReadReq MSHR misses 138system.cpu0.icache.demand_mshr_misses::cpu0.inst 467 # number of demand (read+write) MSHR misses 139system.cpu0.icache.demand_mshr_misses::total 467 # number of demand (read+write) MSHR misses 140system.cpu0.icache.overall_mshr_misses::cpu0.inst 467 # number of overall MSHR misses 141system.cpu0.icache.overall_mshr_misses::total 467 # number of overall MSHR misses 142system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 17209000 # number of ReadReq MSHR miss cycles 143system.cpu0.icache.ReadReq_mshr_miss_latency::total 17209000 # number of ReadReq MSHR miss cycles 144system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 17209000 # number of demand (read+write) MSHR miss cycles 145system.cpu0.icache.demand_mshr_miss_latency::total 17209000 # number of demand (read+write) MSHR miss cycles 146system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 17209000 # number of overall MSHR miss cycles 147system.cpu0.icache.overall_mshr_miss_latency::total 17209000 # number of overall MSHR miss cycles 148system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.002944 # mshr miss rate for ReadReq accesses 149system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.002944 # mshr miss rate for ReadReq accesses 150system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.002944 # mshr miss rate for demand accesses 151system.cpu0.icache.demand_mshr_miss_rate::total 0.002944 # mshr miss rate for demand accesses 152system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.002944 # mshr miss rate for overall accesses 153system.cpu0.icache.overall_mshr_miss_rate::total 0.002944 # mshr miss rate for overall accesses 154system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 36850.107066 # average ReadReq mshr miss latency 155system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 36850.107066 # average ReadReq mshr miss latency 156system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 36850.107066 # average overall mshr miss latency 157system.cpu0.icache.demand_avg_mshr_miss_latency::total 36850.107066 # average overall mshr miss latency 158system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 36850.107066 # average overall mshr miss latency 159system.cpu0.icache.overall_avg_mshr_miss_latency::total 36850.107066 # average overall mshr miss latency 160system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate 161system.cpu0.dcache.replacements 2 # number of replacements 162system.cpu0.dcache.tagsinuse 145.568014 # Cycle average of tags in use 163system.cpu0.dcache.total_refs 73491 # Total number of references to valid blocks. 164system.cpu0.dcache.sampled_refs 167 # Sample count of references to valid blocks. 165system.cpu0.dcache.avg_refs 440.065868 # Average number of references to valid blocks. 166system.cpu0.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 167system.cpu0.dcache.occ_blocks::cpu0.data 145.568014 # Average occupied blocks per requestor 168system.cpu0.dcache.occ_percent::cpu0.data 0.284313 # Average percentage of cache occupancy 169system.cpu0.dcache.occ_percent::total 0.284313 # Average percentage of cache occupancy 170system.cpu0.dcache.ReadReq_hits::cpu0.data 48828 # number of ReadReq hits 171system.cpu0.dcache.ReadReq_hits::total 48828 # number of ReadReq hits 172system.cpu0.dcache.WriteReq_hits::cpu0.data 24780 # number of WriteReq hits 173system.cpu0.dcache.WriteReq_hits::total 24780 # number of WriteReq hits 174system.cpu0.dcache.SwapReq_hits::cpu0.data 16 # number of SwapReq hits 175system.cpu0.dcache.SwapReq_hits::total 16 # number of SwapReq hits 176system.cpu0.dcache.demand_hits::cpu0.data 73608 # number of demand (read+write) hits 177system.cpu0.dcache.demand_hits::total 73608 # number of demand (read+write) hits 178system.cpu0.dcache.overall_hits::cpu0.data 73608 # number of overall hits 179system.cpu0.dcache.overall_hits::total 73608 # number of overall hits 180system.cpu0.dcache.ReadReq_misses::cpu0.data 171 # number of ReadReq misses 181system.cpu0.dcache.ReadReq_misses::total 171 # number of ReadReq misses 182system.cpu0.dcache.WriteReq_misses::cpu0.data 184 # number of WriteReq misses 183system.cpu0.dcache.WriteReq_misses::total 184 # number of WriteReq misses 184system.cpu0.dcache.SwapReq_misses::cpu0.data 26 # number of SwapReq misses 185system.cpu0.dcache.SwapReq_misses::total 26 # number of SwapReq misses 186system.cpu0.dcache.demand_misses::cpu0.data 355 # number of demand (read+write) misses 187system.cpu0.dcache.demand_misses::total 355 # number of demand (read+write) misses 188system.cpu0.dcache.overall_misses::cpu0.data 355 # number of overall misses 189system.cpu0.dcache.overall_misses::total 355 # number of overall misses 190system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 4683500 # number of ReadReq miss cycles 191system.cpu0.dcache.ReadReq_miss_latency::total 4683500 # number of ReadReq miss cycles 192system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 7047500 # number of WriteReq miss cycles 193system.cpu0.dcache.WriteReq_miss_latency::total 7047500 # number of WriteReq miss cycles 194system.cpu0.dcache.SwapReq_miss_latency::cpu0.data 364500 # number of SwapReq miss cycles 195system.cpu0.dcache.SwapReq_miss_latency::total 364500 # number of SwapReq miss cycles 196system.cpu0.dcache.demand_miss_latency::cpu0.data 11731000 # number of demand (read+write) miss cycles 197system.cpu0.dcache.demand_miss_latency::total 11731000 # number of demand (read+write) miss cycles 198system.cpu0.dcache.overall_miss_latency::cpu0.data 11731000 # number of overall miss cycles 199system.cpu0.dcache.overall_miss_latency::total 11731000 # number of overall miss cycles 200system.cpu0.dcache.ReadReq_accesses::cpu0.data 48999 # number of ReadReq accesses(hits+misses) 201system.cpu0.dcache.ReadReq_accesses::total 48999 # number of ReadReq accesses(hits+misses) 202system.cpu0.dcache.WriteReq_accesses::cpu0.data 24964 # number of WriteReq accesses(hits+misses) 203system.cpu0.dcache.WriteReq_accesses::total 24964 # number of WriteReq accesses(hits+misses) 204system.cpu0.dcache.SwapReq_accesses::cpu0.data 42 # number of SwapReq accesses(hits+misses) 205system.cpu0.dcache.SwapReq_accesses::total 42 # number of SwapReq accesses(hits+misses) 206system.cpu0.dcache.demand_accesses::cpu0.data 73963 # number of demand (read+write) accesses 207system.cpu0.dcache.demand_accesses::total 73963 # number of demand (read+write) accesses 208system.cpu0.dcache.overall_accesses::cpu0.data 73963 # number of overall (read+write) accesses 209system.cpu0.dcache.overall_accesses::total 73963 # number of overall (read+write) accesses 210system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.003490 # miss rate for ReadReq accesses 211system.cpu0.dcache.ReadReq_miss_rate::total 0.003490 # miss rate for ReadReq accesses 212system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.007371 # miss rate for WriteReq accesses 213system.cpu0.dcache.WriteReq_miss_rate::total 0.007371 # miss rate for WriteReq accesses 214system.cpu0.dcache.SwapReq_miss_rate::cpu0.data 0.619048 # miss rate for SwapReq accesses 215system.cpu0.dcache.SwapReq_miss_rate::total 0.619048 # miss rate for SwapReq accesses 216system.cpu0.dcache.demand_miss_rate::cpu0.data 0.004800 # miss rate for demand accesses 217system.cpu0.dcache.demand_miss_rate::total 0.004800 # miss rate for demand accesses 218system.cpu0.dcache.overall_miss_rate::cpu0.data 0.004800 # miss rate for overall accesses 219system.cpu0.dcache.overall_miss_rate::total 0.004800 # miss rate for overall accesses 220system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 27388.888889 # average ReadReq miss latency 221system.cpu0.dcache.ReadReq_avg_miss_latency::total 27388.888889 # average ReadReq miss latency 222system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 38301.630435 # average WriteReq miss latency 223system.cpu0.dcache.WriteReq_avg_miss_latency::total 38301.630435 # average WriteReq miss latency 224system.cpu0.dcache.SwapReq_avg_miss_latency::cpu0.data 14019.230769 # average SwapReq miss latency 225system.cpu0.dcache.SwapReq_avg_miss_latency::total 14019.230769 # average SwapReq miss latency 226system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 33045.070423 # average overall miss latency 227system.cpu0.dcache.demand_avg_miss_latency::total 33045.070423 # average overall miss latency 228system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 33045.070423 # average overall miss latency 229system.cpu0.dcache.overall_avg_miss_latency::total 33045.070423 # average overall miss latency 230system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 231system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 232system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 233system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked 234system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 235system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 236system.cpu0.dcache.fast_writes 0 # number of fast writes performed 237system.cpu0.dcache.cache_copies 0 # number of cache copies performed 238system.cpu0.dcache.writebacks::writebacks 1 # number of writebacks 239system.cpu0.dcache.writebacks::total 1 # number of writebacks 240system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 171 # number of ReadReq MSHR misses 241system.cpu0.dcache.ReadReq_mshr_misses::total 171 # number of ReadReq MSHR misses 242system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 184 # number of WriteReq MSHR misses 243system.cpu0.dcache.WriteReq_mshr_misses::total 184 # number of WriteReq MSHR misses 244system.cpu0.dcache.SwapReq_mshr_misses::cpu0.data 26 # number of SwapReq MSHR misses 245system.cpu0.dcache.SwapReq_mshr_misses::total 26 # number of SwapReq MSHR misses 246system.cpu0.dcache.demand_mshr_misses::cpu0.data 355 # number of demand (read+write) MSHR misses 247system.cpu0.dcache.demand_mshr_misses::total 355 # number of demand (read+write) MSHR misses 248system.cpu0.dcache.overall_mshr_misses::cpu0.data 355 # number of overall MSHR misses 249system.cpu0.dcache.overall_mshr_misses::total 355 # number of overall MSHR misses 250system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 4341500 # number of ReadReq MSHR miss cycles 251system.cpu0.dcache.ReadReq_mshr_miss_latency::total 4341500 # number of ReadReq MSHR miss cycles 252system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 6679500 # number of WriteReq MSHR miss cycles 253system.cpu0.dcache.WriteReq_mshr_miss_latency::total 6679500 # number of WriteReq MSHR miss cycles 254system.cpu0.dcache.SwapReq_mshr_miss_latency::cpu0.data 312500 # number of SwapReq MSHR miss cycles 255system.cpu0.dcache.SwapReq_mshr_miss_latency::total 312500 # number of SwapReq MSHR miss cycles 256system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 11021000 # number of demand (read+write) MSHR miss cycles 257system.cpu0.dcache.demand_mshr_miss_latency::total 11021000 # number of demand (read+write) MSHR miss cycles 258system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 11021000 # number of overall MSHR miss cycles 259system.cpu0.dcache.overall_mshr_miss_latency::total 11021000 # number of overall MSHR miss cycles 260system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.003490 # mshr miss rate for ReadReq accesses 261system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.003490 # mshr miss rate for ReadReq accesses 262system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.007371 # mshr miss rate for WriteReq accesses 263system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.007371 # mshr miss rate for WriteReq accesses 264system.cpu0.dcache.SwapReq_mshr_miss_rate::cpu0.data 0.619048 # mshr miss rate for SwapReq accesses 265system.cpu0.dcache.SwapReq_mshr_miss_rate::total 0.619048 # mshr miss rate for SwapReq accesses 266system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.004800 # mshr miss rate for demand accesses 267system.cpu0.dcache.demand_mshr_miss_rate::total 0.004800 # mshr miss rate for demand accesses 268system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.004800 # mshr miss rate for overall accesses 269system.cpu0.dcache.overall_mshr_miss_rate::total 0.004800 # mshr miss rate for overall accesses 270system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 25388.888889 # average ReadReq mshr miss latency 271system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25388.888889 # average ReadReq mshr miss latency 272system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 36301.630435 # average WriteReq mshr miss latency 273system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36301.630435 # average WriteReq mshr miss latency 274system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::cpu0.data 12019.230769 # average SwapReq mshr miss latency 275system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 12019.230769 # average SwapReq mshr miss latency 276system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 31045.070423 # average overall mshr miss latency 277system.cpu0.dcache.demand_avg_mshr_miss_latency::total 31045.070423 # average overall mshr miss latency 278system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 31045.070423 # average overall mshr miss latency 279system.cpu0.dcache.overall_avg_mshr_miss_latency::total 31045.070423 # average overall mshr miss latency 280system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 281system.cpu1.numCycles 525940 # number of cpu cycles simulated 282system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started 283system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed 284system.cpu1.committedInsts 166746 # Number of instructions committed 285system.cpu1.committedOps 166746 # Number of ops (including micro ops) committed 286system.cpu1.num_int_alu_accesses 110403 # Number of integer alu accesses 287system.cpu1.num_fp_alu_accesses 0 # Number of float alu accesses 288system.cpu1.num_func_calls 637 # number of times a function call or return occured 289system.cpu1.num_conditional_control_insts 32184 # number of instructions that are conditional controls 290system.cpu1.num_int_insts 110403 # number of integer instructions 291system.cpu1.num_fp_insts 0 # number of float instructions 292system.cpu1.num_int_register_reads 275077 # number of times the integer registers were read 293system.cpu1.num_int_register_writes 104543 # number of times the integer registers were written 294system.cpu1.num_fp_register_reads 0 # number of times the floating registers were read 295system.cpu1.num_fp_register_writes 0 # number of times the floating registers were written 296system.cpu1.num_mem_refs 54388 # number of memory refs 297system.cpu1.num_load_insts 40871 # Number of load instructions 298system.cpu1.num_store_insts 13517 # Number of store instructions 299system.cpu1.num_idle_cycles 69336.869902 # Number of idle cycles 300system.cpu1.num_busy_cycles 456603.130098 # Number of busy cycles 301system.cpu1.not_idle_fraction 0.868166 # Percentage of non-idle cycles 302system.cpu1.idle_fraction 0.131834 # Percentage of idle cycles 303system.cpu1.icache.replacements 280 # number of replacements 304system.cpu1.icache.tagsinuse 70.021877 # Cycle average of tags in use 305system.cpu1.icache.total_refs 166413 # Total number of references to valid blocks. 306system.cpu1.icache.sampled_refs 366 # Sample count of references to valid blocks. 307system.cpu1.icache.avg_refs 454.680328 # Average number of references to valid blocks. 308system.cpu1.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 309system.cpu1.icache.occ_blocks::cpu1.inst 70.021877 # Average occupied blocks per requestor 310system.cpu1.icache.occ_percent::cpu1.inst 0.136761 # Average percentage of cache occupancy 311system.cpu1.icache.occ_percent::total 0.136761 # Average percentage of cache occupancy 312system.cpu1.icache.ReadReq_hits::cpu1.inst 166413 # number of ReadReq hits 313system.cpu1.icache.ReadReq_hits::total 166413 # number of ReadReq hits 314system.cpu1.icache.demand_hits::cpu1.inst 166413 # number of demand (read+write) hits 315system.cpu1.icache.demand_hits::total 166413 # number of demand (read+write) hits 316system.cpu1.icache.overall_hits::cpu1.inst 166413 # number of overall hits 317system.cpu1.icache.overall_hits::total 166413 # number of overall hits 318system.cpu1.icache.ReadReq_misses::cpu1.inst 366 # number of ReadReq misses 319system.cpu1.icache.ReadReq_misses::total 366 # number of ReadReq misses 320system.cpu1.icache.demand_misses::cpu1.inst 366 # number of demand (read+write) misses 321system.cpu1.icache.demand_misses::total 366 # number of demand (read+write) misses 322system.cpu1.icache.overall_misses::cpu1.inst 366 # number of overall misses 323system.cpu1.icache.overall_misses::total 366 # number of overall misses 324system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 7565000 # number of ReadReq miss cycles 325system.cpu1.icache.ReadReq_miss_latency::total 7565000 # number of ReadReq miss cycles 326system.cpu1.icache.demand_miss_latency::cpu1.inst 7565000 # number of demand (read+write) miss cycles 327system.cpu1.icache.demand_miss_latency::total 7565000 # number of demand (read+write) miss cycles 328system.cpu1.icache.overall_miss_latency::cpu1.inst 7565000 # number of overall miss cycles 329system.cpu1.icache.overall_miss_latency::total 7565000 # number of overall miss cycles 330system.cpu1.icache.ReadReq_accesses::cpu1.inst 166779 # number of ReadReq accesses(hits+misses) 331system.cpu1.icache.ReadReq_accesses::total 166779 # number of ReadReq accesses(hits+misses) 332system.cpu1.icache.demand_accesses::cpu1.inst 166779 # number of demand (read+write) accesses 333system.cpu1.icache.demand_accesses::total 166779 # number of demand (read+write) accesses 334system.cpu1.icache.overall_accesses::cpu1.inst 166779 # number of overall (read+write) accesses 335system.cpu1.icache.overall_accesses::total 166779 # number of overall (read+write) accesses 336system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.002195 # miss rate for ReadReq accesses 337system.cpu1.icache.ReadReq_miss_rate::total 0.002195 # miss rate for ReadReq accesses 338system.cpu1.icache.demand_miss_rate::cpu1.inst 0.002195 # miss rate for demand accesses 339system.cpu1.icache.demand_miss_rate::total 0.002195 # miss rate for demand accesses 340system.cpu1.icache.overall_miss_rate::cpu1.inst 0.002195 # miss rate for overall accesses 341system.cpu1.icache.overall_miss_rate::total 0.002195 # miss rate for overall accesses 342system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 20669.398907 # average ReadReq miss latency 343system.cpu1.icache.ReadReq_avg_miss_latency::total 20669.398907 # average ReadReq miss latency 344system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 20669.398907 # average overall miss latency 345system.cpu1.icache.demand_avg_miss_latency::total 20669.398907 # average overall miss latency 346system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 20669.398907 # average overall miss latency 347system.cpu1.icache.overall_avg_miss_latency::total 20669.398907 # average overall miss latency 348system.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 349system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 350system.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked 351system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked 352system.cpu1.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 353system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 354system.cpu1.icache.fast_writes 0 # number of fast writes performed 355system.cpu1.icache.cache_copies 0 # number of cache copies performed 356system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 366 # number of ReadReq MSHR misses 357system.cpu1.icache.ReadReq_mshr_misses::total 366 # number of ReadReq MSHR misses 358system.cpu1.icache.demand_mshr_misses::cpu1.inst 366 # number of demand (read+write) MSHR misses 359system.cpu1.icache.demand_mshr_misses::total 366 # number of demand (read+write) MSHR misses 360system.cpu1.icache.overall_mshr_misses::cpu1.inst 366 # number of overall MSHR misses 361system.cpu1.icache.overall_mshr_misses::total 366 # number of overall MSHR misses 362system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 6833000 # number of ReadReq MSHR miss cycles 363system.cpu1.icache.ReadReq_mshr_miss_latency::total 6833000 # number of ReadReq MSHR miss cycles 364system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 6833000 # number of demand (read+write) MSHR miss cycles 365system.cpu1.icache.demand_mshr_miss_latency::total 6833000 # number of demand (read+write) MSHR miss cycles 366system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 6833000 # number of overall MSHR miss cycles 367system.cpu1.icache.overall_mshr_miss_latency::total 6833000 # number of overall MSHR miss cycles 368system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.002195 # mshr miss rate for ReadReq accesses 369system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.002195 # mshr miss rate for ReadReq accesses 370system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.002195 # mshr miss rate for demand accesses 371system.cpu1.icache.demand_mshr_miss_rate::total 0.002195 # mshr miss rate for demand accesses 372system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.002195 # mshr miss rate for overall accesses 373system.cpu1.icache.overall_mshr_miss_rate::total 0.002195 # mshr miss rate for overall accesses 374system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 18669.398907 # average ReadReq mshr miss latency 375system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18669.398907 # average ReadReq mshr miss latency 376system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 18669.398907 # average overall mshr miss latency 377system.cpu1.icache.demand_avg_mshr_miss_latency::total 18669.398907 # average overall mshr miss latency 378system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 18669.398907 # average overall mshr miss latency 379system.cpu1.icache.overall_avg_mshr_miss_latency::total 18669.398907 # average overall mshr miss latency 380system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate 381system.cpu1.dcache.replacements 0 # number of replacements 382system.cpu1.dcache.tagsinuse 27.686467 # Cycle average of tags in use 383system.cpu1.dcache.total_refs 29411 # Total number of references to valid blocks. 384system.cpu1.dcache.sampled_refs 30 # Sample count of references to valid blocks. 385system.cpu1.dcache.avg_refs 980.366667 # Average number of references to valid blocks. 386system.cpu1.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 387system.cpu1.dcache.occ_blocks::cpu1.data 27.686467 # Average occupied blocks per requestor 388system.cpu1.dcache.occ_percent::cpu1.data 0.054075 # Average percentage of cache occupancy 389system.cpu1.dcache.occ_percent::total 0.054075 # Average percentage of cache occupancy 390system.cpu1.dcache.ReadReq_hits::cpu1.data 40710 # number of ReadReq hits 391system.cpu1.dcache.ReadReq_hits::total 40710 # number of ReadReq hits 392system.cpu1.dcache.WriteReq_hits::cpu1.data 13344 # number of WriteReq hits 393system.cpu1.dcache.WriteReq_hits::total 13344 # number of WriteReq hits 394system.cpu1.dcache.SwapReq_hits::cpu1.data 15 # number of SwapReq hits 395system.cpu1.dcache.SwapReq_hits::total 15 # number of SwapReq hits 396system.cpu1.dcache.demand_hits::cpu1.data 54054 # number of demand (read+write) hits 397system.cpu1.dcache.demand_hits::total 54054 # number of demand (read+write) hits 398system.cpu1.dcache.overall_hits::cpu1.data 54054 # number of overall hits 399system.cpu1.dcache.overall_hits::total 54054 # number of overall hits 400system.cpu1.dcache.ReadReq_misses::cpu1.data 153 # number of ReadReq misses 401system.cpu1.dcache.ReadReq_misses::total 153 # number of ReadReq misses 402system.cpu1.dcache.WriteReq_misses::cpu1.data 106 # number of WriteReq misses 403system.cpu1.dcache.WriteReq_misses::total 106 # number of WriteReq misses 404system.cpu1.dcache.SwapReq_misses::cpu1.data 50 # number of SwapReq misses 405system.cpu1.dcache.SwapReq_misses::total 50 # number of SwapReq misses 406system.cpu1.dcache.demand_misses::cpu1.data 259 # number of demand (read+write) misses 407system.cpu1.dcache.demand_misses::total 259 # number of demand (read+write) misses 408system.cpu1.dcache.overall_misses::cpu1.data 259 # number of overall misses 409system.cpu1.dcache.overall_misses::total 259 # number of overall misses 410system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 2954500 # number of ReadReq miss cycles 411system.cpu1.dcache.ReadReq_miss_latency::total 2954500 # number of ReadReq miss cycles 412system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 1962000 # number of WriteReq miss cycles 413system.cpu1.dcache.WriteReq_miss_latency::total 1962000 # number of WriteReq miss cycles 414system.cpu1.dcache.SwapReq_miss_latency::cpu1.data 274000 # number of SwapReq miss cycles 415system.cpu1.dcache.SwapReq_miss_latency::total 274000 # number of SwapReq miss cycles 416system.cpu1.dcache.demand_miss_latency::cpu1.data 4916500 # number of demand (read+write) miss cycles 417system.cpu1.dcache.demand_miss_latency::total 4916500 # number of demand (read+write) miss cycles 418system.cpu1.dcache.overall_miss_latency::cpu1.data 4916500 # number of overall miss cycles 419system.cpu1.dcache.overall_miss_latency::total 4916500 # number of overall miss cycles 420system.cpu1.dcache.ReadReq_accesses::cpu1.data 40863 # number of ReadReq accesses(hits+misses) 421system.cpu1.dcache.ReadReq_accesses::total 40863 # number of ReadReq accesses(hits+misses) 422system.cpu1.dcache.WriteReq_accesses::cpu1.data 13450 # number of WriteReq accesses(hits+misses) 423system.cpu1.dcache.WriteReq_accesses::total 13450 # number of WriteReq accesses(hits+misses) 424system.cpu1.dcache.SwapReq_accesses::cpu1.data 65 # number of SwapReq accesses(hits+misses) 425system.cpu1.dcache.SwapReq_accesses::total 65 # number of SwapReq accesses(hits+misses) 426system.cpu1.dcache.demand_accesses::cpu1.data 54313 # number of demand (read+write) accesses 427system.cpu1.dcache.demand_accesses::total 54313 # number of demand (read+write) accesses 428system.cpu1.dcache.overall_accesses::cpu1.data 54313 # number of overall (read+write) accesses 429system.cpu1.dcache.overall_accesses::total 54313 # number of overall (read+write) accesses 430system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.003744 # miss rate for ReadReq accesses 431system.cpu1.dcache.ReadReq_miss_rate::total 0.003744 # miss rate for ReadReq accesses 432system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.007881 # miss rate for WriteReq accesses 433system.cpu1.dcache.WriteReq_miss_rate::total 0.007881 # miss rate for WriteReq accesses 434system.cpu1.dcache.SwapReq_miss_rate::cpu1.data 0.769231 # miss rate for SwapReq accesses 435system.cpu1.dcache.SwapReq_miss_rate::total 0.769231 # miss rate for SwapReq accesses 436system.cpu1.dcache.demand_miss_rate::cpu1.data 0.004769 # miss rate for demand accesses 437system.cpu1.dcache.demand_miss_rate::total 0.004769 # miss rate for demand accesses 438system.cpu1.dcache.overall_miss_rate::cpu1.data 0.004769 # miss rate for overall accesses 439system.cpu1.dcache.overall_miss_rate::total 0.004769 # miss rate for overall accesses 440system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 19310.457516 # average ReadReq miss latency 441system.cpu1.dcache.ReadReq_avg_miss_latency::total 19310.457516 # average ReadReq miss latency 442system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 18509.433962 # average WriteReq miss latency 443system.cpu1.dcache.WriteReq_avg_miss_latency::total 18509.433962 # average WriteReq miss latency 444system.cpu1.dcache.SwapReq_avg_miss_latency::cpu1.data 5480 # average SwapReq miss latency 445system.cpu1.dcache.SwapReq_avg_miss_latency::total 5480 # average SwapReq miss latency 446system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 18982.625483 # average overall miss latency 447system.cpu1.dcache.demand_avg_miss_latency::total 18982.625483 # average overall miss latency 448system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 18982.625483 # average overall miss latency 449system.cpu1.dcache.overall_avg_miss_latency::total 18982.625483 # average overall miss latency 450system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 451system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 452system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 453system.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked 454system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 455system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 456system.cpu1.dcache.fast_writes 0 # number of fast writes performed 457system.cpu1.dcache.cache_copies 0 # number of cache copies performed 458system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 153 # number of ReadReq MSHR misses 459system.cpu1.dcache.ReadReq_mshr_misses::total 153 # number of ReadReq MSHR misses 460system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 106 # number of WriteReq MSHR misses 461system.cpu1.dcache.WriteReq_mshr_misses::total 106 # number of WriteReq MSHR misses 462system.cpu1.dcache.SwapReq_mshr_misses::cpu1.data 50 # number of SwapReq MSHR misses 463system.cpu1.dcache.SwapReq_mshr_misses::total 50 # number of SwapReq MSHR misses 464system.cpu1.dcache.demand_mshr_misses::cpu1.data 259 # number of demand (read+write) MSHR misses 465system.cpu1.dcache.demand_mshr_misses::total 259 # number of demand (read+write) MSHR misses 466system.cpu1.dcache.overall_mshr_misses::cpu1.data 259 # number of overall MSHR misses 467system.cpu1.dcache.overall_mshr_misses::total 259 # number of overall MSHR misses 468system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 2648500 # number of ReadReq MSHR miss cycles 469system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2648500 # number of ReadReq MSHR miss cycles 470system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 1750000 # number of WriteReq MSHR miss cycles 471system.cpu1.dcache.WriteReq_mshr_miss_latency::total 1750000 # number of WriteReq MSHR miss cycles 472system.cpu1.dcache.SwapReq_mshr_miss_latency::cpu1.data 174000 # number of SwapReq MSHR miss cycles 473system.cpu1.dcache.SwapReq_mshr_miss_latency::total 174000 # number of SwapReq MSHR miss cycles 474system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 4398500 # number of demand (read+write) MSHR miss cycles 475system.cpu1.dcache.demand_mshr_miss_latency::total 4398500 # number of demand (read+write) MSHR miss cycles 476system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 4398500 # number of overall MSHR miss cycles 477system.cpu1.dcache.overall_mshr_miss_latency::total 4398500 # number of overall MSHR miss cycles 478system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.003744 # mshr miss rate for ReadReq accesses 479system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.003744 # mshr miss rate for ReadReq accesses 480system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.007881 # mshr miss rate for WriteReq accesses 481system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.007881 # mshr miss rate for WriteReq accesses 482system.cpu1.dcache.SwapReq_mshr_miss_rate::cpu1.data 0.769231 # mshr miss rate for SwapReq accesses 483system.cpu1.dcache.SwapReq_mshr_miss_rate::total 0.769231 # mshr miss rate for SwapReq accesses 484system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.004769 # mshr miss rate for demand accesses 485system.cpu1.dcache.demand_mshr_miss_rate::total 0.004769 # mshr miss rate for demand accesses 486system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.004769 # mshr miss rate for overall accesses 487system.cpu1.dcache.overall_mshr_miss_rate::total 0.004769 # mshr miss rate for overall accesses 488system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 17310.457516 # average ReadReq mshr miss latency 489system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17310.457516 # average ReadReq mshr miss latency 490system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 16509.433962 # average WriteReq mshr miss latency 491system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 16509.433962 # average WriteReq mshr miss latency 492system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::cpu1.data 3480 # average SwapReq mshr miss latency 493system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 3480 # average SwapReq mshr miss latency 494system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 16982.625483 # average overall mshr miss latency 495system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16982.625483 # average overall mshr miss latency 496system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 16982.625483 # average overall mshr miss latency 497system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16982.625483 # average overall mshr miss latency 498system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 499system.cpu2.numCycles 525941 # number of cpu cycles simulated 500system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started 501system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed 502system.cpu2.committedInsts 169995 # Number of instructions committed 503system.cpu2.committedOps 169995 # Number of ops (including micro ops) committed 504system.cpu2.num_int_alu_accesses 110917 # Number of integer alu accesses 505system.cpu2.num_fp_alu_accesses 0 # Number of float alu accesses 506system.cpu2.num_func_calls 637 # number of times a function call or return occured 507system.cpu2.num_conditional_control_insts 33551 # number of instructions that are conditional controls 508system.cpu2.num_int_insts 110917 # number of integer instructions 509system.cpu2.num_fp_insts 0 # number of float instructions 510system.cpu2.num_int_register_reads 271666 # number of times the integer registers were read 511system.cpu2.num_int_register_writes 102578 # number of times the integer registers were written 512system.cpu2.num_fp_register_reads 0 # number of times the floating registers were read 513system.cpu2.num_fp_register_writes 0 # number of times the floating registers were written 514system.cpu2.num_mem_refs 53535 # number of memory refs 515system.cpu2.num_load_insts 41127 # Number of load instructions 516system.cpu2.num_store_insts 12408 # Number of store instructions 517system.cpu2.num_idle_cycles 69585.001735 # Number of idle cycles 518system.cpu2.num_busy_cycles 456355.998265 # Number of busy cycles 519system.cpu2.not_idle_fraction 0.867694 # Percentage of non-idle cycles 520system.cpu2.idle_fraction 0.132306 # Percentage of idle cycles 521system.cpu2.icache.replacements 280 # number of replacements 522system.cpu2.icache.tagsinuse 65.527396 # Cycle average of tags in use 523system.cpu2.icache.total_refs 169662 # Total number of references to valid blocks. 524system.cpu2.icache.sampled_refs 366 # Sample count of references to valid blocks. 525system.cpu2.icache.avg_refs 463.557377 # Average number of references to valid blocks. 526system.cpu2.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 527system.cpu2.icache.occ_blocks::cpu2.inst 65.527396 # Average occupied blocks per requestor 528system.cpu2.icache.occ_percent::cpu2.inst 0.127983 # Average percentage of cache occupancy 529system.cpu2.icache.occ_percent::total 0.127983 # Average percentage of cache occupancy 530system.cpu2.icache.ReadReq_hits::cpu2.inst 169662 # number of ReadReq hits 531system.cpu2.icache.ReadReq_hits::total 169662 # number of ReadReq hits 532system.cpu2.icache.demand_hits::cpu2.inst 169662 # number of demand (read+write) hits 533system.cpu2.icache.demand_hits::total 169662 # number of demand (read+write) hits 534system.cpu2.icache.overall_hits::cpu2.inst 169662 # number of overall hits 535system.cpu2.icache.overall_hits::total 169662 # number of overall hits 536system.cpu2.icache.ReadReq_misses::cpu2.inst 366 # number of ReadReq misses 537system.cpu2.icache.ReadReq_misses::total 366 # number of ReadReq misses 538system.cpu2.icache.demand_misses::cpu2.inst 366 # number of demand (read+write) misses 539system.cpu2.icache.demand_misses::total 366 # number of demand (read+write) misses 540system.cpu2.icache.overall_misses::cpu2.inst 366 # number of overall misses 541system.cpu2.icache.overall_misses::total 366 # number of overall misses 542system.cpu2.icache.ReadReq_miss_latency::cpu2.inst 5281000 # number of ReadReq miss cycles 543system.cpu2.icache.ReadReq_miss_latency::total 5281000 # number of ReadReq miss cycles 544system.cpu2.icache.demand_miss_latency::cpu2.inst 5281000 # number of demand (read+write) miss cycles 545system.cpu2.icache.demand_miss_latency::total 5281000 # number of demand (read+write) miss cycles 546system.cpu2.icache.overall_miss_latency::cpu2.inst 5281000 # number of overall miss cycles 547system.cpu2.icache.overall_miss_latency::total 5281000 # number of overall miss cycles 548system.cpu2.icache.ReadReq_accesses::cpu2.inst 170028 # number of ReadReq accesses(hits+misses) 549system.cpu2.icache.ReadReq_accesses::total 170028 # number of ReadReq accesses(hits+misses) 550system.cpu2.icache.demand_accesses::cpu2.inst 170028 # number of demand (read+write) accesses 551system.cpu2.icache.demand_accesses::total 170028 # number of demand (read+write) accesses 552system.cpu2.icache.overall_accesses::cpu2.inst 170028 # number of overall (read+write) accesses 553system.cpu2.icache.overall_accesses::total 170028 # number of overall (read+write) accesses 554system.cpu2.icache.ReadReq_miss_rate::cpu2.inst 0.002153 # miss rate for ReadReq accesses 555system.cpu2.icache.ReadReq_miss_rate::total 0.002153 # miss rate for ReadReq accesses 556system.cpu2.icache.demand_miss_rate::cpu2.inst 0.002153 # miss rate for demand accesses 557system.cpu2.icache.demand_miss_rate::total 0.002153 # miss rate for demand accesses 558system.cpu2.icache.overall_miss_rate::cpu2.inst 0.002153 # miss rate for overall accesses 559system.cpu2.icache.overall_miss_rate::total 0.002153 # miss rate for overall accesses 560system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 14428.961749 # average ReadReq miss latency 561system.cpu2.icache.ReadReq_avg_miss_latency::total 14428.961749 # average ReadReq miss latency 562system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 14428.961749 # average overall miss latency 563system.cpu2.icache.demand_avg_miss_latency::total 14428.961749 # average overall miss latency 564system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 14428.961749 # average overall miss latency 565system.cpu2.icache.overall_avg_miss_latency::total 14428.961749 # average overall miss latency 566system.cpu2.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 567system.cpu2.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 568system.cpu2.icache.blocked::no_mshrs 0 # number of cycles access was blocked 569system.cpu2.icache.blocked::no_targets 0 # number of cycles access was blocked 570system.cpu2.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 571system.cpu2.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 572system.cpu2.icache.fast_writes 0 # number of fast writes performed 573system.cpu2.icache.cache_copies 0 # number of cache copies performed 574system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst 366 # number of ReadReq MSHR misses 575system.cpu2.icache.ReadReq_mshr_misses::total 366 # number of ReadReq MSHR misses 576system.cpu2.icache.demand_mshr_misses::cpu2.inst 366 # number of demand (read+write) MSHR misses 577system.cpu2.icache.demand_mshr_misses::total 366 # number of demand (read+write) MSHR misses 578system.cpu2.icache.overall_mshr_misses::cpu2.inst 366 # number of overall MSHR misses 579system.cpu2.icache.overall_mshr_misses::total 366 # number of overall MSHR misses 580system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst 4549000 # number of ReadReq MSHR miss cycles 581system.cpu2.icache.ReadReq_mshr_miss_latency::total 4549000 # number of ReadReq MSHR miss cycles 582system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst 4549000 # number of demand (read+write) MSHR miss cycles 583system.cpu2.icache.demand_mshr_miss_latency::total 4549000 # number of demand (read+write) MSHR miss cycles 584system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst 4549000 # number of overall MSHR miss cycles 585system.cpu2.icache.overall_mshr_miss_latency::total 4549000 # number of overall MSHR miss cycles 586system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.002153 # mshr miss rate for ReadReq accesses 587system.cpu2.icache.ReadReq_mshr_miss_rate::total 0.002153 # mshr miss rate for ReadReq accesses 588system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst 0.002153 # mshr miss rate for demand accesses 589system.cpu2.icache.demand_mshr_miss_rate::total 0.002153 # mshr miss rate for demand accesses 590system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst 0.002153 # mshr miss rate for overall accesses 591system.cpu2.icache.overall_mshr_miss_rate::total 0.002153 # mshr miss rate for overall accesses 592system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 12428.961749 # average ReadReq mshr miss latency 593system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 12428.961749 # average ReadReq mshr miss latency 594system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 12428.961749 # average overall mshr miss latency 595system.cpu2.icache.demand_avg_mshr_miss_latency::total 12428.961749 # average overall mshr miss latency 596system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 12428.961749 # average overall mshr miss latency 597system.cpu2.icache.overall_avg_mshr_miss_latency::total 12428.961749 # average overall mshr miss latency 598system.cpu2.icache.no_allocate_misses 0 # Number of misses that were no-allocate 599system.cpu2.dcache.replacements 0 # number of replacements 600system.cpu2.dcache.tagsinuse 25.908378 # Cycle average of tags in use 601system.cpu2.dcache.total_refs 27066 # Total number of references to valid blocks. 602system.cpu2.dcache.sampled_refs 29 # Sample count of references to valid blocks. 603system.cpu2.dcache.avg_refs 933.310345 # Average number of references to valid blocks. 604system.cpu2.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 605system.cpu2.dcache.occ_blocks::cpu2.data 25.908378 # Average occupied blocks per requestor 606system.cpu2.dcache.occ_percent::cpu2.data 0.050602 # Average percentage of cache occupancy 607system.cpu2.dcache.occ_percent::total 0.050602 # Average percentage of cache occupancy 608system.cpu2.dcache.ReadReq_hits::cpu2.data 40963 # number of ReadReq hits 609system.cpu2.dcache.ReadReq_hits::total 40963 # number of ReadReq hits 610system.cpu2.dcache.WriteReq_hits::cpu2.data 12235 # number of WriteReq hits 611system.cpu2.dcache.WriteReq_hits::total 12235 # number of WriteReq hits 612system.cpu2.dcache.SwapReq_hits::cpu2.data 15 # number of SwapReq hits 613system.cpu2.dcache.SwapReq_hits::total 15 # number of SwapReq hits 614system.cpu2.dcache.demand_hits::cpu2.data 53198 # number of demand (read+write) hits 615system.cpu2.dcache.demand_hits::total 53198 # number of demand (read+write) hits 616system.cpu2.dcache.overall_hits::cpu2.data 53198 # number of overall hits 617system.cpu2.dcache.overall_hits::total 53198 # number of overall hits 618system.cpu2.dcache.ReadReq_misses::cpu2.data 157 # number of ReadReq misses 619system.cpu2.dcache.ReadReq_misses::total 157 # number of ReadReq misses 620system.cpu2.dcache.WriteReq_misses::cpu2.data 105 # number of WriteReq misses 621system.cpu2.dcache.WriteReq_misses::total 105 # number of WriteReq misses 622system.cpu2.dcache.SwapReq_misses::cpu2.data 51 # number of SwapReq misses 623system.cpu2.dcache.SwapReq_misses::total 51 # number of SwapReq misses 624system.cpu2.dcache.demand_misses::cpu2.data 262 # number of demand (read+write) misses 625system.cpu2.dcache.demand_misses::total 262 # number of demand (read+write) misses 626system.cpu2.dcache.overall_misses::cpu2.data 262 # number of overall misses 627system.cpu2.dcache.overall_misses::total 262 # number of overall misses 628system.cpu2.dcache.ReadReq_miss_latency::cpu2.data 2754500 # number of ReadReq miss cycles 629system.cpu2.dcache.ReadReq_miss_latency::total 2754500 # number of ReadReq miss cycles 630system.cpu2.dcache.WriteReq_miss_latency::cpu2.data 1914500 # number of WriteReq miss cycles 631system.cpu2.dcache.WriteReq_miss_latency::total 1914500 # number of WriteReq miss cycles 632system.cpu2.dcache.SwapReq_miss_latency::cpu2.data 286000 # number of SwapReq miss cycles 633system.cpu2.dcache.SwapReq_miss_latency::total 286000 # number of SwapReq miss cycles 634system.cpu2.dcache.demand_miss_latency::cpu2.data 4669000 # number of demand (read+write) miss cycles 635system.cpu2.dcache.demand_miss_latency::total 4669000 # number of demand (read+write) miss cycles 636system.cpu2.dcache.overall_miss_latency::cpu2.data 4669000 # number of overall miss cycles 637system.cpu2.dcache.overall_miss_latency::total 4669000 # number of overall miss cycles 638system.cpu2.dcache.ReadReq_accesses::cpu2.data 41120 # number of ReadReq accesses(hits+misses) 639system.cpu2.dcache.ReadReq_accesses::total 41120 # number of ReadReq accesses(hits+misses) 640system.cpu2.dcache.WriteReq_accesses::cpu2.data 12340 # number of WriteReq accesses(hits+misses) 641system.cpu2.dcache.WriteReq_accesses::total 12340 # number of WriteReq accesses(hits+misses) 642system.cpu2.dcache.SwapReq_accesses::cpu2.data 66 # number of SwapReq accesses(hits+misses) 643system.cpu2.dcache.SwapReq_accesses::total 66 # number of SwapReq accesses(hits+misses) 644system.cpu2.dcache.demand_accesses::cpu2.data 53460 # number of demand (read+write) accesses 645system.cpu2.dcache.demand_accesses::total 53460 # number of demand (read+write) accesses 646system.cpu2.dcache.overall_accesses::cpu2.data 53460 # number of overall (read+write) accesses 647system.cpu2.dcache.overall_accesses::total 53460 # number of overall (read+write) accesses 648system.cpu2.dcache.ReadReq_miss_rate::cpu2.data 0.003818 # miss rate for ReadReq accesses 649system.cpu2.dcache.ReadReq_miss_rate::total 0.003818 # miss rate for ReadReq accesses 650system.cpu2.dcache.WriteReq_miss_rate::cpu2.data 0.008509 # miss rate for WriteReq accesses 651system.cpu2.dcache.WriteReq_miss_rate::total 0.008509 # miss rate for WriteReq accesses 652system.cpu2.dcache.SwapReq_miss_rate::cpu2.data 0.772727 # miss rate for SwapReq accesses 653system.cpu2.dcache.SwapReq_miss_rate::total 0.772727 # miss rate for SwapReq accesses 654system.cpu2.dcache.demand_miss_rate::cpu2.data 0.004901 # miss rate for demand accesses 655system.cpu2.dcache.demand_miss_rate::total 0.004901 # miss rate for demand accesses 656system.cpu2.dcache.overall_miss_rate::cpu2.data 0.004901 # miss rate for overall accesses 657system.cpu2.dcache.overall_miss_rate::total 0.004901 # miss rate for overall accesses 658system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 17544.585987 # average ReadReq miss latency 659system.cpu2.dcache.ReadReq_avg_miss_latency::total 17544.585987 # average ReadReq miss latency 660system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 18233.333333 # average WriteReq miss latency 661system.cpu2.dcache.WriteReq_avg_miss_latency::total 18233.333333 # average WriteReq miss latency 662system.cpu2.dcache.SwapReq_avg_miss_latency::cpu2.data 5607.843137 # average SwapReq miss latency 663system.cpu2.dcache.SwapReq_avg_miss_latency::total 5607.843137 # average SwapReq miss latency 664system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 17820.610687 # average overall miss latency 665system.cpu2.dcache.demand_avg_miss_latency::total 17820.610687 # average overall miss latency 666system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 17820.610687 # average overall miss latency 667system.cpu2.dcache.overall_avg_miss_latency::total 17820.610687 # average overall miss latency 668system.cpu2.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 669system.cpu2.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 670system.cpu2.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 671system.cpu2.dcache.blocked::no_targets 0 # number of cycles access was blocked 672system.cpu2.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 673system.cpu2.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 674system.cpu2.dcache.fast_writes 0 # number of fast writes performed 675system.cpu2.dcache.cache_copies 0 # number of cache copies performed 676system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data 157 # number of ReadReq MSHR misses 677system.cpu2.dcache.ReadReq_mshr_misses::total 157 # number of ReadReq MSHR misses 678system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data 105 # number of WriteReq MSHR misses 679system.cpu2.dcache.WriteReq_mshr_misses::total 105 # number of WriteReq MSHR misses 680system.cpu2.dcache.SwapReq_mshr_misses::cpu2.data 51 # number of SwapReq MSHR misses 681system.cpu2.dcache.SwapReq_mshr_misses::total 51 # number of SwapReq MSHR misses 682system.cpu2.dcache.demand_mshr_misses::cpu2.data 262 # number of demand (read+write) MSHR misses 683system.cpu2.dcache.demand_mshr_misses::total 262 # number of demand (read+write) MSHR misses 684system.cpu2.dcache.overall_mshr_misses::cpu2.data 262 # number of overall MSHR misses 685system.cpu2.dcache.overall_mshr_misses::total 262 # number of overall MSHR misses 686system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data 2440500 # number of ReadReq MSHR miss cycles 687system.cpu2.dcache.ReadReq_mshr_miss_latency::total 2440500 # number of ReadReq MSHR miss cycles 688system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data 1704500 # number of WriteReq MSHR miss cycles 689system.cpu2.dcache.WriteReq_mshr_miss_latency::total 1704500 # number of WriteReq MSHR miss cycles 690system.cpu2.dcache.SwapReq_mshr_miss_latency::cpu2.data 184000 # number of SwapReq MSHR miss cycles 691system.cpu2.dcache.SwapReq_mshr_miss_latency::total 184000 # number of SwapReq MSHR miss cycles 692system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data 4145000 # number of demand (read+write) MSHR miss cycles 693system.cpu2.dcache.demand_mshr_miss_latency::total 4145000 # number of demand (read+write) MSHR miss cycles 694system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data 4145000 # number of overall MSHR miss cycles 695system.cpu2.dcache.overall_mshr_miss_latency::total 4145000 # number of overall MSHR miss cycles 696system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.003818 # mshr miss rate for ReadReq accesses 697system.cpu2.dcache.ReadReq_mshr_miss_rate::total 0.003818 # mshr miss rate for ReadReq accesses 698system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.008509 # mshr miss rate for WriteReq accesses 699system.cpu2.dcache.WriteReq_mshr_miss_rate::total 0.008509 # mshr miss rate for WriteReq accesses 700system.cpu2.dcache.SwapReq_mshr_miss_rate::cpu2.data 0.772727 # mshr miss rate for SwapReq accesses 701system.cpu2.dcache.SwapReq_mshr_miss_rate::total 0.772727 # mshr miss rate for SwapReq accesses 702system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data 0.004901 # mshr miss rate for demand accesses 703system.cpu2.dcache.demand_mshr_miss_rate::total 0.004901 # mshr miss rate for demand accesses 704system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data 0.004901 # mshr miss rate for overall accesses 705system.cpu2.dcache.overall_mshr_miss_rate::total 0.004901 # mshr miss rate for overall accesses 706system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 15544.585987 # average ReadReq mshr miss latency 707system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15544.585987 # average ReadReq mshr miss latency 708system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 16233.333333 # average WriteReq mshr miss latency 709system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 16233.333333 # average WriteReq mshr miss latency 710system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::cpu2.data 3607.843137 # average SwapReq mshr miss latency 711system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 3607.843137 # average SwapReq mshr miss latency 712system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 15820.610687 # average overall mshr miss latency 713system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15820.610687 # average overall mshr miss latency 714system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 15820.610687 # average overall mshr miss latency 715system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15820.610687 # average overall mshr miss latency 716system.cpu2.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 717system.cpu3.numCycles 525940 # number of cpu cycles simulated 718system.cpu3.numWorkItemsStarted 0 # number of work items this cpu started 719system.cpu3.numWorkItemsCompleted 0 # number of work items this cpu completed 720system.cpu3.committedInsts 167814 # Number of instructions committed 721system.cpu3.committedOps 167814 # Number of ops (including micro ops) committed 722system.cpu3.num_int_alu_accesses 111369 # Number of integer alu accesses 723system.cpu3.num_fp_alu_accesses 0 # Number of float alu accesses 724system.cpu3.num_func_calls 637 # number of times a function call or return occured 725system.cpu3.num_conditional_control_insts 32222 # number of instructions that are conditional controls 726system.cpu3.num_int_insts 111369 # number of integer instructions 727system.cpu3.num_fp_insts 0 # number of float instructions 728system.cpu3.num_int_register_reads 278793 # number of times the integer registers were read 729system.cpu3.num_int_register_writes 105918 # number of times the integer registers were written 730system.cpu3.num_fp_register_reads 0 # number of times the floating registers were read 731system.cpu3.num_fp_register_writes 0 # number of times the floating registers were written 732system.cpu3.num_mem_refs 55316 # number of memory refs 733system.cpu3.num_load_insts 41342 # Number of load instructions 734system.cpu3.num_store_insts 13974 # Number of store instructions 735system.cpu3.num_idle_cycles 69844.868934 # Number of idle cycles 736system.cpu3.num_busy_cycles 456095.131066 # Number of busy cycles 737system.cpu3.not_idle_fraction 0.867200 # Percentage of non-idle cycles 738system.cpu3.idle_fraction 0.132800 # Percentage of idle cycles 739system.cpu3.icache.replacements 281 # number of replacements 740system.cpu3.icache.tagsinuse 67.672766 # Cycle average of tags in use 741system.cpu3.icache.total_refs 167480 # Total number of references to valid blocks. 742system.cpu3.icache.sampled_refs 367 # Sample count of references to valid blocks. 743system.cpu3.icache.avg_refs 456.348774 # Average number of references to valid blocks. 744system.cpu3.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 745system.cpu3.icache.occ_blocks::cpu3.inst 67.672766 # Average occupied blocks per requestor 746system.cpu3.icache.occ_percent::cpu3.inst 0.132173 # Average percentage of cache occupancy 747system.cpu3.icache.occ_percent::total 0.132173 # Average percentage of cache occupancy 748system.cpu3.icache.ReadReq_hits::cpu3.inst 167480 # number of ReadReq hits 749system.cpu3.icache.ReadReq_hits::total 167480 # number of ReadReq hits 750system.cpu3.icache.demand_hits::cpu3.inst 167480 # number of demand (read+write) hits 751system.cpu3.icache.demand_hits::total 167480 # number of demand (read+write) hits 752system.cpu3.icache.overall_hits::cpu3.inst 167480 # number of overall hits 753system.cpu3.icache.overall_hits::total 167480 # number of overall hits 754system.cpu3.icache.ReadReq_misses::cpu3.inst 367 # number of ReadReq misses 755system.cpu3.icache.ReadReq_misses::total 367 # number of ReadReq misses 756system.cpu3.icache.demand_misses::cpu3.inst 367 # number of demand (read+write) misses 757system.cpu3.icache.demand_misses::total 367 # number of demand (read+write) misses 758system.cpu3.icache.overall_misses::cpu3.inst 367 # number of overall misses 759system.cpu3.icache.overall_misses::total 367 # number of overall misses 760system.cpu3.icache.ReadReq_miss_latency::cpu3.inst 5162000 # number of ReadReq miss cycles 761system.cpu3.icache.ReadReq_miss_latency::total 5162000 # number of ReadReq miss cycles 762system.cpu3.icache.demand_miss_latency::cpu3.inst 5162000 # number of demand (read+write) miss cycles 763system.cpu3.icache.demand_miss_latency::total 5162000 # number of demand (read+write) miss cycles 764system.cpu3.icache.overall_miss_latency::cpu3.inst 5162000 # number of overall miss cycles 765system.cpu3.icache.overall_miss_latency::total 5162000 # number of overall miss cycles 766system.cpu3.icache.ReadReq_accesses::cpu3.inst 167847 # number of ReadReq accesses(hits+misses) 767system.cpu3.icache.ReadReq_accesses::total 167847 # number of ReadReq accesses(hits+misses) 768system.cpu3.icache.demand_accesses::cpu3.inst 167847 # number of demand (read+write) accesses 769system.cpu3.icache.demand_accesses::total 167847 # number of demand (read+write) accesses 770system.cpu3.icache.overall_accesses::cpu3.inst 167847 # number of overall (read+write) accesses 771system.cpu3.icache.overall_accesses::total 167847 # number of overall (read+write) accesses 772system.cpu3.icache.ReadReq_miss_rate::cpu3.inst 0.002187 # miss rate for ReadReq accesses 773system.cpu3.icache.ReadReq_miss_rate::total 0.002187 # miss rate for ReadReq accesses 774system.cpu3.icache.demand_miss_rate::cpu3.inst 0.002187 # miss rate for demand accesses 775system.cpu3.icache.demand_miss_rate::total 0.002187 # miss rate for demand accesses 776system.cpu3.icache.overall_miss_rate::cpu3.inst 0.002187 # miss rate for overall accesses 777system.cpu3.icache.overall_miss_rate::total 0.002187 # miss rate for overall accesses 778system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 14065.395095 # average ReadReq miss latency 779system.cpu3.icache.ReadReq_avg_miss_latency::total 14065.395095 # average ReadReq miss latency 780system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 14065.395095 # average overall miss latency 781system.cpu3.icache.demand_avg_miss_latency::total 14065.395095 # average overall miss latency 782system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 14065.395095 # average overall miss latency 783system.cpu3.icache.overall_avg_miss_latency::total 14065.395095 # average overall miss latency 784system.cpu3.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 785system.cpu3.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 786system.cpu3.icache.blocked::no_mshrs 0 # number of cycles access was blocked 787system.cpu3.icache.blocked::no_targets 0 # number of cycles access was blocked 788system.cpu3.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 789system.cpu3.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 790system.cpu3.icache.fast_writes 0 # number of fast writes performed 791system.cpu3.icache.cache_copies 0 # number of cache copies performed 792system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst 367 # number of ReadReq MSHR misses 793system.cpu3.icache.ReadReq_mshr_misses::total 367 # number of ReadReq MSHR misses 794system.cpu3.icache.demand_mshr_misses::cpu3.inst 367 # number of demand (read+write) MSHR misses 795system.cpu3.icache.demand_mshr_misses::total 367 # number of demand (read+write) MSHR misses 796system.cpu3.icache.overall_mshr_misses::cpu3.inst 367 # number of overall MSHR misses 797system.cpu3.icache.overall_mshr_misses::total 367 # number of overall MSHR misses 798system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst 4428000 # number of ReadReq MSHR miss cycles 799system.cpu3.icache.ReadReq_mshr_miss_latency::total 4428000 # number of ReadReq MSHR miss cycles 800system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst 4428000 # number of demand (read+write) MSHR miss cycles 801system.cpu3.icache.demand_mshr_miss_latency::total 4428000 # number of demand (read+write) MSHR miss cycles 802system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst 4428000 # number of overall MSHR miss cycles 803system.cpu3.icache.overall_mshr_miss_latency::total 4428000 # number of overall MSHR miss cycles 804system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst 0.002187 # mshr miss rate for ReadReq accesses 805system.cpu3.icache.ReadReq_mshr_miss_rate::total 0.002187 # mshr miss rate for ReadReq accesses 806system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst 0.002187 # mshr miss rate for demand accesses 807system.cpu3.icache.demand_mshr_miss_rate::total 0.002187 # mshr miss rate for demand accesses 808system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst 0.002187 # mshr miss rate for overall accesses 809system.cpu3.icache.overall_mshr_miss_rate::total 0.002187 # mshr miss rate for overall accesses 810system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 12065.395095 # average ReadReq mshr miss latency 811system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12065.395095 # average ReadReq mshr miss latency 812system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 12065.395095 # average overall mshr miss latency 813system.cpu3.icache.demand_avg_mshr_miss_latency::total 12065.395095 # average overall mshr miss latency 814system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 12065.395095 # average overall mshr miss latency 815system.cpu3.icache.overall_avg_mshr_miss_latency::total 12065.395095 # average overall mshr miss latency 816system.cpu3.icache.no_allocate_misses 0 # Number of misses that were no-allocate 817system.cpu3.dcache.replacements 0 # number of replacements 818system.cpu3.dcache.tagsinuse 26.814972 # Cycle average of tags in use 819system.cpu3.dcache.total_refs 30179 # Total number of references to valid blocks. 820system.cpu3.dcache.sampled_refs 29 # Sample count of references to valid blocks. 821system.cpu3.dcache.avg_refs 1040.655172 # Average number of references to valid blocks. 822system.cpu3.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 823system.cpu3.dcache.occ_blocks::cpu3.data 26.814972 # Average occupied blocks per requestor 824system.cpu3.dcache.occ_percent::cpu3.data 0.052373 # Average percentage of cache occupancy 825system.cpu3.dcache.occ_percent::total 0.052373 # Average percentage of cache occupancy 826system.cpu3.dcache.ReadReq_hits::cpu3.data 41164 # number of ReadReq hits 827system.cpu3.dcache.ReadReq_hits::total 41164 # number of ReadReq hits 828system.cpu3.dcache.WriteReq_hits::cpu3.data 13787 # number of WriteReq hits 829system.cpu3.dcache.WriteReq_hits::total 13787 # number of WriteReq hits 830system.cpu3.dcache.SwapReq_hits::cpu3.data 10 # number of SwapReq hits 831system.cpu3.dcache.SwapReq_hits::total 10 # number of SwapReq hits 832system.cpu3.dcache.demand_hits::cpu3.data 54951 # number of demand (read+write) hits 833system.cpu3.dcache.demand_hits::total 54951 # number of demand (read+write) hits 834system.cpu3.dcache.overall_hits::cpu3.data 54951 # number of overall hits 835system.cpu3.dcache.overall_hits::total 54951 # number of overall hits 836system.cpu3.dcache.ReadReq_misses::cpu3.data 171 # number of ReadReq misses 837system.cpu3.dcache.ReadReq_misses::total 171 # number of ReadReq misses 838system.cpu3.dcache.WriteReq_misses::cpu3.data 106 # number of WriteReq misses 839system.cpu3.dcache.WriteReq_misses::total 106 # number of WriteReq misses 840system.cpu3.dcache.SwapReq_misses::cpu3.data 69 # number of SwapReq misses 841system.cpu3.dcache.SwapReq_misses::total 69 # number of SwapReq misses 842system.cpu3.dcache.demand_misses::cpu3.data 277 # number of demand (read+write) misses 843system.cpu3.dcache.demand_misses::total 277 # number of demand (read+write) misses 844system.cpu3.dcache.overall_misses::cpu3.data 277 # number of overall misses 845system.cpu3.dcache.overall_misses::total 277 # number of overall misses 846system.cpu3.dcache.ReadReq_miss_latency::cpu3.data 2803500 # number of ReadReq miss cycles 847system.cpu3.dcache.ReadReq_miss_latency::total 2803500 # number of ReadReq miss cycles 848system.cpu3.dcache.WriteReq_miss_latency::cpu3.data 2201500 # number of WriteReq miss cycles 849system.cpu3.dcache.WriteReq_miss_latency::total 2201500 # number of WriteReq miss cycles 850system.cpu3.dcache.SwapReq_miss_latency::cpu3.data 368000 # number of SwapReq miss cycles 851system.cpu3.dcache.SwapReq_miss_latency::total 368000 # number of SwapReq miss cycles 852system.cpu3.dcache.demand_miss_latency::cpu3.data 5005000 # number of demand (read+write) miss cycles 853system.cpu3.dcache.demand_miss_latency::total 5005000 # number of demand (read+write) miss cycles 854system.cpu3.dcache.overall_miss_latency::cpu3.data 5005000 # number of overall miss cycles 855system.cpu3.dcache.overall_miss_latency::total 5005000 # number of overall miss cycles 856system.cpu3.dcache.ReadReq_accesses::cpu3.data 41335 # number of ReadReq accesses(hits+misses) 857system.cpu3.dcache.ReadReq_accesses::total 41335 # number of ReadReq accesses(hits+misses) 858system.cpu3.dcache.WriteReq_accesses::cpu3.data 13893 # number of WriteReq accesses(hits+misses) 859system.cpu3.dcache.WriteReq_accesses::total 13893 # number of WriteReq accesses(hits+misses) 860system.cpu3.dcache.SwapReq_accesses::cpu3.data 79 # number of SwapReq accesses(hits+misses) 861system.cpu3.dcache.SwapReq_accesses::total 79 # number of SwapReq accesses(hits+misses) 862system.cpu3.dcache.demand_accesses::cpu3.data 55228 # number of demand (read+write) accesses 863system.cpu3.dcache.demand_accesses::total 55228 # number of demand (read+write) accesses 864system.cpu3.dcache.overall_accesses::cpu3.data 55228 # number of overall (read+write) accesses 865system.cpu3.dcache.overall_accesses::total 55228 # number of overall (read+write) accesses 866system.cpu3.dcache.ReadReq_miss_rate::cpu3.data 0.004137 # miss rate for ReadReq accesses 867system.cpu3.dcache.ReadReq_miss_rate::total 0.004137 # miss rate for ReadReq accesses 868system.cpu3.dcache.WriteReq_miss_rate::cpu3.data 0.007630 # miss rate for WriteReq accesses 869system.cpu3.dcache.WriteReq_miss_rate::total 0.007630 # miss rate for WriteReq accesses 870system.cpu3.dcache.SwapReq_miss_rate::cpu3.data 0.873418 # miss rate for SwapReq accesses 871system.cpu3.dcache.SwapReq_miss_rate::total 0.873418 # miss rate for SwapReq accesses 872system.cpu3.dcache.demand_miss_rate::cpu3.data 0.005016 # miss rate for demand accesses 873system.cpu3.dcache.demand_miss_rate::total 0.005016 # miss rate for demand accesses 874system.cpu3.dcache.overall_miss_rate::cpu3.data 0.005016 # miss rate for overall accesses 875system.cpu3.dcache.overall_miss_rate::total 0.005016 # miss rate for overall accesses 876system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 16394.736842 # average ReadReq miss latency 877system.cpu3.dcache.ReadReq_avg_miss_latency::total 16394.736842 # average ReadReq miss latency 878system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 20768.867925 # average WriteReq miss latency 879system.cpu3.dcache.WriteReq_avg_miss_latency::total 20768.867925 # average WriteReq miss latency 880system.cpu3.dcache.SwapReq_avg_miss_latency::cpu3.data 5333.333333 # average SwapReq miss latency 881system.cpu3.dcache.SwapReq_avg_miss_latency::total 5333.333333 # average SwapReq miss latency 882system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 18068.592058 # average overall miss latency 883system.cpu3.dcache.demand_avg_miss_latency::total 18068.592058 # average overall miss latency 884system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 18068.592058 # average overall miss latency 885system.cpu3.dcache.overall_avg_miss_latency::total 18068.592058 # average overall miss latency 886system.cpu3.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 887system.cpu3.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 888system.cpu3.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 889system.cpu3.dcache.blocked::no_targets 0 # number of cycles access was blocked 890system.cpu3.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 891system.cpu3.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 892system.cpu3.dcache.fast_writes 0 # number of fast writes performed 893system.cpu3.dcache.cache_copies 0 # number of cache copies performed 894system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data 171 # number of ReadReq MSHR misses 895system.cpu3.dcache.ReadReq_mshr_misses::total 171 # number of ReadReq MSHR misses 896system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data 106 # number of WriteReq MSHR misses 897system.cpu3.dcache.WriteReq_mshr_misses::total 106 # number of WriteReq MSHR misses 898system.cpu3.dcache.SwapReq_mshr_misses::cpu3.data 69 # number of SwapReq MSHR misses 899system.cpu3.dcache.SwapReq_mshr_misses::total 69 # number of SwapReq MSHR misses 900system.cpu3.dcache.demand_mshr_misses::cpu3.data 277 # number of demand (read+write) MSHR misses 901system.cpu3.dcache.demand_mshr_misses::total 277 # number of demand (read+write) MSHR misses 902system.cpu3.dcache.overall_mshr_misses::cpu3.data 277 # number of overall MSHR misses 903system.cpu3.dcache.overall_mshr_misses::total 277 # number of overall MSHR misses 904system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data 2461500 # number of ReadReq MSHR miss cycles 905system.cpu3.dcache.ReadReq_mshr_miss_latency::total 2461500 # number of ReadReq MSHR miss cycles 906system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data 1989500 # number of WriteReq MSHR miss cycles 907system.cpu3.dcache.WriteReq_mshr_miss_latency::total 1989500 # number of WriteReq MSHR miss cycles 908system.cpu3.dcache.SwapReq_mshr_miss_latency::cpu3.data 230000 # number of SwapReq MSHR miss cycles 909system.cpu3.dcache.SwapReq_mshr_miss_latency::total 230000 # number of SwapReq MSHR miss cycles 910system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data 4451000 # number of demand (read+write) MSHR miss cycles 911system.cpu3.dcache.demand_mshr_miss_latency::total 4451000 # number of demand (read+write) MSHR miss cycles 912system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data 4451000 # number of overall MSHR miss cycles 913system.cpu3.dcache.overall_mshr_miss_latency::total 4451000 # number of overall MSHR miss cycles 914system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data 0.004137 # mshr miss rate for ReadReq accesses 915system.cpu3.dcache.ReadReq_mshr_miss_rate::total 0.004137 # mshr miss rate for ReadReq accesses 916system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data 0.007630 # mshr miss rate for WriteReq accesses 917system.cpu3.dcache.WriteReq_mshr_miss_rate::total 0.007630 # mshr miss rate for WriteReq accesses 918system.cpu3.dcache.SwapReq_mshr_miss_rate::cpu3.data 0.873418 # mshr miss rate for SwapReq accesses 919system.cpu3.dcache.SwapReq_mshr_miss_rate::total 0.873418 # mshr miss rate for SwapReq accesses 920system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data 0.005016 # mshr miss rate for demand accesses 921system.cpu3.dcache.demand_mshr_miss_rate::total 0.005016 # mshr miss rate for demand accesses 922system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data 0.005016 # mshr miss rate for overall accesses 923system.cpu3.dcache.overall_mshr_miss_rate::total 0.005016 # mshr miss rate for overall accesses 924system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 14394.736842 # average ReadReq mshr miss latency 925system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 14394.736842 # average ReadReq mshr miss latency 926system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 18768.867925 # average WriteReq mshr miss latency 927system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 18768.867925 # average WriteReq mshr miss latency 928system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::cpu3.data 3333.333333 # average SwapReq mshr miss latency 929system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 3333.333333 # average SwapReq mshr miss latency 930system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 16068.592058 # average overall mshr miss latency 931system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16068.592058 # average overall mshr miss latency 932system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 16068.592058 # average overall mshr miss latency 933system.cpu3.dcache.overall_avg_mshr_miss_latency::total 16068.592058 # average overall mshr miss latency 934system.cpu3.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 935system.l2c.replacements 0 # number of replacements 936system.l2c.tagsinuse 349.061652 # Cycle average of tags in use 937system.l2c.total_refs 1220 # Total number of references to valid blocks. 938system.l2c.sampled_refs 429 # Sample count of references to valid blocks. 939system.l2c.avg_refs 2.843823 # Average number of references to valid blocks. 940system.l2c.warmup_cycle 0 # Cycle when the warmup percentage was hit. 941system.l2c.occ_blocks::writebacks 0.889079 # Average occupied blocks per requestor 942system.l2c.occ_blocks::cpu0.inst 231.800504 # Average occupied blocks per requestor 943system.l2c.occ_blocks::cpu0.data 54.209816 # Average occupied blocks per requestor 944system.l2c.occ_blocks::cpu1.inst 51.703511 # Average occupied blocks per requestor 945system.l2c.occ_blocks::cpu1.data 6.143370 # Average occupied blocks per requestor 946system.l2c.occ_blocks::cpu2.inst 1.773026 # Average occupied blocks per requestor 947system.l2c.occ_blocks::cpu2.data 0.811968 # Average occupied blocks per requestor 948system.l2c.occ_blocks::cpu3.inst 0.886563 # Average occupied blocks per requestor 949system.l2c.occ_blocks::cpu3.data 0.843815 # Average occupied blocks per requestor 950system.l2c.occ_percent::writebacks 0.000014 # Average percentage of cache occupancy 951system.l2c.occ_percent::cpu0.inst 0.003537 # Average percentage of cache occupancy 952system.l2c.occ_percent::cpu0.data 0.000827 # Average percentage of cache occupancy 953system.l2c.occ_percent::cpu1.inst 0.000789 # Average percentage of cache occupancy 954system.l2c.occ_percent::cpu1.data 0.000094 # Average percentage of cache occupancy 955system.l2c.occ_percent::cpu2.inst 0.000027 # Average percentage of cache occupancy 956system.l2c.occ_percent::cpu2.data 0.000012 # Average percentage of cache occupancy 957system.l2c.occ_percent::cpu3.inst 0.000014 # Average percentage of cache occupancy 958system.l2c.occ_percent::cpu3.data 0.000013 # Average percentage of cache occupancy 959system.l2c.occ_percent::total 0.005326 # Average percentage of cache occupancy 960system.l2c.ReadReq_hits::cpu0.inst 182 # number of ReadReq hits 961system.l2c.ReadReq_hits::cpu0.data 5 # number of ReadReq hits 962system.l2c.ReadReq_hits::cpu1.inst 300 # number of ReadReq hits 963system.l2c.ReadReq_hits::cpu1.data 3 # number of ReadReq hits 964system.l2c.ReadReq_hits::cpu2.inst 354 # number of ReadReq hits 965system.l2c.ReadReq_hits::cpu2.data 9 # number of ReadReq hits 966system.l2c.ReadReq_hits::cpu3.inst 358 # number of ReadReq hits 967system.l2c.ReadReq_hits::cpu3.data 9 # number of ReadReq hits 968system.l2c.ReadReq_hits::total 1220 # number of ReadReq hits 969system.l2c.Writeback_hits::writebacks 1 # number of Writeback hits 970system.l2c.Writeback_hits::total 1 # number of Writeback hits 971system.l2c.UpgradeReq_hits::cpu0.data 2 # number of UpgradeReq hits 972system.l2c.UpgradeReq_hits::total 2 # number of UpgradeReq hits 973system.l2c.demand_hits::cpu0.inst 182 # number of demand (read+write) hits 974system.l2c.demand_hits::cpu0.data 5 # number of demand (read+write) hits 975system.l2c.demand_hits::cpu1.inst 300 # number of demand (read+write) hits 976system.l2c.demand_hits::cpu1.data 3 # number of demand (read+write) hits 977system.l2c.demand_hits::cpu2.inst 354 # number of demand (read+write) hits 978system.l2c.demand_hits::cpu2.data 9 # number of demand (read+write) hits 979system.l2c.demand_hits::cpu3.inst 358 # number of demand (read+write) hits 980system.l2c.demand_hits::cpu3.data 9 # number of demand (read+write) hits 981system.l2c.demand_hits::total 1220 # number of demand (read+write) hits 982system.l2c.overall_hits::cpu0.inst 182 # number of overall hits 983system.l2c.overall_hits::cpu0.data 5 # number of overall hits 984system.l2c.overall_hits::cpu1.inst 300 # number of overall hits 985system.l2c.overall_hits::cpu1.data 3 # number of overall hits 986system.l2c.overall_hits::cpu2.inst 354 # number of overall hits 987system.l2c.overall_hits::cpu2.data 9 # number of overall hits 988system.l2c.overall_hits::cpu3.inst 358 # number of overall hits 989system.l2c.overall_hits::cpu3.data 9 # number of overall hits 990system.l2c.overall_hits::total 1220 # number of overall hits 991system.l2c.ReadReq_misses::cpu0.inst 285 # number of ReadReq misses 992system.l2c.ReadReq_misses::cpu0.data 66 # number of ReadReq misses 993system.l2c.ReadReq_misses::cpu1.inst 66 # number of ReadReq misses 994system.l2c.ReadReq_misses::cpu1.data 8 # number of ReadReq misses 995system.l2c.ReadReq_misses::cpu2.inst 12 # number of ReadReq misses 996system.l2c.ReadReq_misses::cpu2.data 2 # number of ReadReq misses 997system.l2c.ReadReq_misses::cpu3.inst 9 # number of ReadReq misses 998system.l2c.ReadReq_misses::cpu3.data 2 # number of ReadReq misses 999system.l2c.ReadReq_misses::total 450 # number of ReadReq misses 1000system.l2c.UpgradeReq_misses::cpu0.data 28 # number of UpgradeReq misses 1001system.l2c.UpgradeReq_misses::cpu1.data 15 # number of UpgradeReq misses 1002system.l2c.UpgradeReq_misses::cpu2.data 16 # number of UpgradeReq misses 1003system.l2c.UpgradeReq_misses::cpu3.data 21 # number of UpgradeReq misses 1004system.l2c.UpgradeReq_misses::total 80 # number of UpgradeReq misses 1005system.l2c.ReadExReq_misses::cpu0.data 99 # number of ReadExReq misses 1006system.l2c.ReadExReq_misses::cpu1.data 15 # number of ReadExReq misses 1007system.l2c.ReadExReq_misses::cpu2.data 14 # number of ReadExReq misses 1008system.l2c.ReadExReq_misses::cpu3.data 14 # number of ReadExReq misses 1009system.l2c.ReadExReq_misses::total 142 # number of ReadExReq misses 1010system.l2c.demand_misses::cpu0.inst 285 # number of demand (read+write) misses 1011system.l2c.demand_misses::cpu0.data 165 # number of demand (read+write) misses 1012system.l2c.demand_misses::cpu1.inst 66 # number of demand (read+write) misses 1013system.l2c.demand_misses::cpu1.data 23 # number of demand (read+write) misses 1014system.l2c.demand_misses::cpu2.inst 12 # number of demand (read+write) misses 1015system.l2c.demand_misses::cpu2.data 16 # number of demand (read+write) misses 1016system.l2c.demand_misses::cpu3.inst 9 # number of demand (read+write) misses 1017system.l2c.demand_misses::cpu3.data 16 # number of demand (read+write) misses 1018system.l2c.demand_misses::total 592 # number of demand (read+write) misses 1019system.l2c.overall_misses::cpu0.inst 285 # number of overall misses 1020system.l2c.overall_misses::cpu0.data 165 # number of overall misses 1021system.l2c.overall_misses::cpu1.inst 66 # number of overall misses 1022system.l2c.overall_misses::cpu1.data 23 # number of overall misses 1023system.l2c.overall_misses::cpu2.inst 12 # number of overall misses 1024system.l2c.overall_misses::cpu2.data 16 # number of overall misses 1025system.l2c.overall_misses::cpu3.inst 9 # number of overall misses 1026system.l2c.overall_misses::cpu3.data 16 # number of overall misses 1027system.l2c.overall_misses::total 592 # number of overall misses 1028system.l2c.ReadReq_miss_latency::cpu0.inst 14917500 # number of ReadReq miss cycles 1029system.l2c.ReadReq_miss_latency::cpu0.data 3451500 # number of ReadReq miss cycles 1030system.l2c.ReadReq_miss_latency::cpu1.inst 3455000 # number of ReadReq miss cycles 1031system.l2c.ReadReq_miss_latency::cpu1.data 419000 # number of ReadReq miss cycles 1032system.l2c.ReadReq_miss_latency::cpu2.inst 568500 # number of ReadReq miss cycles 1033system.l2c.ReadReq_miss_latency::cpu2.data 100000 # number of ReadReq miss cycles 1034system.l2c.ReadReq_miss_latency::cpu3.inst 385500 # number of ReadReq miss cycles 1035system.l2c.ReadReq_miss_latency::cpu3.data 95500 # number of ReadReq miss cycles 1036system.l2c.ReadReq_miss_latency::total 23392500 # number of ReadReq miss cycles 1037system.l2c.ReadExReq_miss_latency::cpu0.data 5174000 # number of ReadExReq miss cycles 1038system.l2c.ReadExReq_miss_latency::cpu1.data 784500 # number of ReadExReq miss cycles 1039system.l2c.ReadExReq_miss_latency::cpu2.data 741000 # number of ReadExReq miss cycles 1040system.l2c.ReadExReq_miss_latency::cpu3.data 740000 # number of ReadExReq miss cycles 1041system.l2c.ReadExReq_miss_latency::total 7439500 # number of ReadExReq miss cycles 1042system.l2c.demand_miss_latency::cpu0.inst 14917500 # number of demand (read+write) miss cycles 1043system.l2c.demand_miss_latency::cpu0.data 8625500 # number of demand (read+write) miss cycles 1044system.l2c.demand_miss_latency::cpu1.inst 3455000 # number of demand (read+write) miss cycles 1045system.l2c.demand_miss_latency::cpu1.data 1203500 # number of demand (read+write) miss cycles 1046system.l2c.demand_miss_latency::cpu2.inst 568500 # number of demand (read+write) miss cycles 1047system.l2c.demand_miss_latency::cpu2.data 841000 # number of demand (read+write) miss cycles 1048system.l2c.demand_miss_latency::cpu3.inst 385500 # number of demand (read+write) miss cycles 1049system.l2c.demand_miss_latency::cpu3.data 835500 # number of demand (read+write) miss cycles 1050system.l2c.demand_miss_latency::total 30832000 # number of demand (read+write) miss cycles 1051system.l2c.overall_miss_latency::cpu0.inst 14917500 # number of overall miss cycles 1052system.l2c.overall_miss_latency::cpu0.data 8625500 # number of overall miss cycles 1053system.l2c.overall_miss_latency::cpu1.inst 3455000 # number of overall miss cycles 1054system.l2c.overall_miss_latency::cpu1.data 1203500 # number of overall miss cycles 1055system.l2c.overall_miss_latency::cpu2.inst 568500 # number of overall miss cycles 1056system.l2c.overall_miss_latency::cpu2.data 841000 # number of overall miss cycles 1057system.l2c.overall_miss_latency::cpu3.inst 385500 # number of overall miss cycles 1058system.l2c.overall_miss_latency::cpu3.data 835500 # number of overall miss cycles 1059system.l2c.overall_miss_latency::total 30832000 # number of overall miss cycles 1060system.l2c.ReadReq_accesses::cpu0.inst 467 # number of ReadReq accesses(hits+misses) 1061system.l2c.ReadReq_accesses::cpu0.data 71 # number of ReadReq accesses(hits+misses) 1062system.l2c.ReadReq_accesses::cpu1.inst 366 # number of ReadReq accesses(hits+misses) 1063system.l2c.ReadReq_accesses::cpu1.data 11 # number of ReadReq accesses(hits+misses) 1064system.l2c.ReadReq_accesses::cpu2.inst 366 # number of ReadReq accesses(hits+misses) 1065system.l2c.ReadReq_accesses::cpu2.data 11 # number of ReadReq accesses(hits+misses) 1066system.l2c.ReadReq_accesses::cpu3.inst 367 # number of ReadReq accesses(hits+misses) 1067system.l2c.ReadReq_accesses::cpu3.data 11 # number of ReadReq accesses(hits+misses) 1068system.l2c.ReadReq_accesses::total 1670 # number of ReadReq accesses(hits+misses) 1069system.l2c.Writeback_accesses::writebacks 1 # number of Writeback accesses(hits+misses) 1070system.l2c.Writeback_accesses::total 1 # number of Writeback accesses(hits+misses) 1071system.l2c.UpgradeReq_accesses::cpu0.data 30 # number of UpgradeReq accesses(hits+misses) 1072system.l2c.UpgradeReq_accesses::cpu1.data 15 # number of UpgradeReq accesses(hits+misses) 1073system.l2c.UpgradeReq_accesses::cpu2.data 16 # number of UpgradeReq accesses(hits+misses) 1074system.l2c.UpgradeReq_accesses::cpu3.data 21 # number of UpgradeReq accesses(hits+misses) 1075system.l2c.UpgradeReq_accesses::total 82 # number of UpgradeReq accesses(hits+misses) 1076system.l2c.ReadExReq_accesses::cpu0.data 99 # number of ReadExReq accesses(hits+misses) 1077system.l2c.ReadExReq_accesses::cpu1.data 15 # number of ReadExReq accesses(hits+misses) 1078system.l2c.ReadExReq_accesses::cpu2.data 14 # number of ReadExReq accesses(hits+misses) 1079system.l2c.ReadExReq_accesses::cpu3.data 14 # number of ReadExReq accesses(hits+misses) 1080system.l2c.ReadExReq_accesses::total 142 # number of ReadExReq accesses(hits+misses) 1081system.l2c.demand_accesses::cpu0.inst 467 # number of demand (read+write) accesses 1082system.l2c.demand_accesses::cpu0.data 170 # number of demand (read+write) accesses 1083system.l2c.demand_accesses::cpu1.inst 366 # number of demand (read+write) accesses 1084system.l2c.demand_accesses::cpu1.data 26 # number of demand (read+write) accesses 1085system.l2c.demand_accesses::cpu2.inst 366 # number of demand (read+write) accesses 1086system.l2c.demand_accesses::cpu2.data 25 # number of demand (read+write) accesses 1087system.l2c.demand_accesses::cpu3.inst 367 # number of demand (read+write) accesses 1088system.l2c.demand_accesses::cpu3.data 25 # number of demand (read+write) accesses 1089system.l2c.demand_accesses::total 1812 # number of demand (read+write) accesses 1090system.l2c.overall_accesses::cpu0.inst 467 # number of overall (read+write) accesses 1091system.l2c.overall_accesses::cpu0.data 170 # number of overall (read+write) accesses 1092system.l2c.overall_accesses::cpu1.inst 366 # number of overall (read+write) accesses 1093system.l2c.overall_accesses::cpu1.data 26 # number of overall (read+write) accesses 1094system.l2c.overall_accesses::cpu2.inst 366 # number of overall (read+write) accesses 1095system.l2c.overall_accesses::cpu2.data 25 # number of overall (read+write) accesses 1096system.l2c.overall_accesses::cpu3.inst 367 # number of overall (read+write) accesses 1097system.l2c.overall_accesses::cpu3.data 25 # number of overall (read+write) accesses 1098system.l2c.overall_accesses::total 1812 # number of overall (read+write) accesses 1099system.l2c.ReadReq_miss_rate::cpu0.inst 0.610278 # miss rate for ReadReq accesses 1100system.l2c.ReadReq_miss_rate::cpu0.data 0.929577 # miss rate for ReadReq accesses 1101system.l2c.ReadReq_miss_rate::cpu1.inst 0.180328 # miss rate for ReadReq accesses 1102system.l2c.ReadReq_miss_rate::cpu1.data 0.727273 # miss rate for ReadReq accesses 1103system.l2c.ReadReq_miss_rate::cpu2.inst 0.032787 # miss rate for ReadReq accesses 1104system.l2c.ReadReq_miss_rate::cpu2.data 0.181818 # miss rate for ReadReq accesses 1105system.l2c.ReadReq_miss_rate::cpu3.inst 0.024523 # miss rate for ReadReq accesses 1106system.l2c.ReadReq_miss_rate::cpu3.data 0.181818 # miss rate for ReadReq accesses 1107system.l2c.ReadReq_miss_rate::total 0.269461 # miss rate for ReadReq accesses 1108system.l2c.UpgradeReq_miss_rate::cpu0.data 0.933333 # miss rate for UpgradeReq accesses 1109system.l2c.UpgradeReq_miss_rate::cpu1.data 1 # miss rate for UpgradeReq accesses 1110system.l2c.UpgradeReq_miss_rate::cpu2.data 1 # miss rate for UpgradeReq accesses 1111system.l2c.UpgradeReq_miss_rate::cpu3.data 1 # miss rate for UpgradeReq accesses 1112system.l2c.UpgradeReq_miss_rate::total 0.975610 # miss rate for UpgradeReq accesses 1113system.l2c.ReadExReq_miss_rate::cpu0.data 1 # miss rate for ReadExReq accesses 1114system.l2c.ReadExReq_miss_rate::cpu1.data 1 # miss rate for ReadExReq accesses 1115system.l2c.ReadExReq_miss_rate::cpu2.data 1 # miss rate for ReadExReq accesses 1116system.l2c.ReadExReq_miss_rate::cpu3.data 1 # miss rate for ReadExReq accesses 1117system.l2c.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses 1118system.l2c.demand_miss_rate::cpu0.inst 0.610278 # miss rate for demand accesses 1119system.l2c.demand_miss_rate::cpu0.data 0.970588 # miss rate for demand accesses 1120system.l2c.demand_miss_rate::cpu1.inst 0.180328 # miss rate for demand accesses 1121system.l2c.demand_miss_rate::cpu1.data 0.884615 # miss rate for demand accesses 1122system.l2c.demand_miss_rate::cpu2.inst 0.032787 # miss rate for demand accesses 1123system.l2c.demand_miss_rate::cpu2.data 0.640000 # miss rate for demand accesses 1124system.l2c.demand_miss_rate::cpu3.inst 0.024523 # miss rate for demand accesses 1125system.l2c.demand_miss_rate::cpu3.data 0.640000 # miss rate for demand accesses 1126system.l2c.demand_miss_rate::total 0.326711 # miss rate for demand accesses 1127system.l2c.overall_miss_rate::cpu0.inst 0.610278 # miss rate for overall accesses 1128system.l2c.overall_miss_rate::cpu0.data 0.970588 # miss rate for overall accesses 1129system.l2c.overall_miss_rate::cpu1.inst 0.180328 # miss rate for overall accesses 1130system.l2c.overall_miss_rate::cpu1.data 0.884615 # miss rate for overall accesses 1131system.l2c.overall_miss_rate::cpu2.inst 0.032787 # miss rate for overall accesses 1132system.l2c.overall_miss_rate::cpu2.data 0.640000 # miss rate for overall accesses 1133system.l2c.overall_miss_rate::cpu3.inst 0.024523 # miss rate for overall accesses 1134system.l2c.overall_miss_rate::cpu3.data 0.640000 # miss rate for overall accesses 1135system.l2c.overall_miss_rate::total 0.326711 # miss rate for overall accesses 1136system.l2c.ReadReq_avg_miss_latency::cpu0.inst 52342.105263 # average ReadReq miss latency 1137system.l2c.ReadReq_avg_miss_latency::cpu0.data 52295.454545 # average ReadReq miss latency 1138system.l2c.ReadReq_avg_miss_latency::cpu1.inst 52348.484848 # average ReadReq miss latency 1139system.l2c.ReadReq_avg_miss_latency::cpu1.data 52375 # average ReadReq miss latency 1140system.l2c.ReadReq_avg_miss_latency::cpu2.inst 47375 # average ReadReq miss latency 1141system.l2c.ReadReq_avg_miss_latency::cpu2.data 50000 # average ReadReq miss latency 1142system.l2c.ReadReq_avg_miss_latency::cpu3.inst 42833.333333 # average ReadReq miss latency 1143system.l2c.ReadReq_avg_miss_latency::cpu3.data 47750 # average ReadReq miss latency 1144system.l2c.ReadReq_avg_miss_latency::total 51983.333333 # average ReadReq miss latency 1145system.l2c.ReadExReq_avg_miss_latency::cpu0.data 52262.626263 # average ReadExReq miss latency 1146system.l2c.ReadExReq_avg_miss_latency::cpu1.data 52300 # average ReadExReq miss latency 1147system.l2c.ReadExReq_avg_miss_latency::cpu2.data 52928.571429 # average ReadExReq miss latency 1148system.l2c.ReadExReq_avg_miss_latency::cpu3.data 52857.142857 # average ReadExReq miss latency 1149system.l2c.ReadExReq_avg_miss_latency::total 52390.845070 # average ReadExReq miss latency 1150system.l2c.demand_avg_miss_latency::cpu0.inst 52342.105263 # average overall miss latency 1151system.l2c.demand_avg_miss_latency::cpu0.data 52275.757576 # average overall miss latency 1152system.l2c.demand_avg_miss_latency::cpu1.inst 52348.484848 # average overall miss latency 1153system.l2c.demand_avg_miss_latency::cpu1.data 52326.086957 # average overall miss latency 1154system.l2c.demand_avg_miss_latency::cpu2.inst 47375 # average overall miss latency 1155system.l2c.demand_avg_miss_latency::cpu2.data 52562.500000 # average overall miss latency 1156system.l2c.demand_avg_miss_latency::cpu3.inst 42833.333333 # average overall miss latency 1157system.l2c.demand_avg_miss_latency::cpu3.data 52218.750000 # average overall miss latency 1158system.l2c.demand_avg_miss_latency::total 52081.081081 # average overall miss latency 1159system.l2c.overall_avg_miss_latency::cpu0.inst 52342.105263 # average overall miss latency 1160system.l2c.overall_avg_miss_latency::cpu0.data 52275.757576 # average overall miss latency 1161system.l2c.overall_avg_miss_latency::cpu1.inst 52348.484848 # average overall miss latency 1162system.l2c.overall_avg_miss_latency::cpu1.data 52326.086957 # average overall miss latency 1163system.l2c.overall_avg_miss_latency::cpu2.inst 47375 # average overall miss latency 1164system.l2c.overall_avg_miss_latency::cpu2.data 52562.500000 # average overall miss latency 1165system.l2c.overall_avg_miss_latency::cpu3.inst 42833.333333 # average overall miss latency 1166system.l2c.overall_avg_miss_latency::cpu3.data 52218.750000 # average overall miss latency 1167system.l2c.overall_avg_miss_latency::total 52081.081081 # average overall miss latency 1168system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 1169system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked 1170system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked 1171system.l2c.blocked::no_targets 0 # number of cycles access was blocked 1172system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 1173system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 1174system.l2c.fast_writes 0 # number of fast writes performed 1175system.l2c.cache_copies 0 # number of cache copies performed 1176system.l2c.ReadReq_mshr_hits::cpu2.inst 10 # number of ReadReq MSHR hits 1177system.l2c.ReadReq_mshr_hits::cpu2.data 1 # number of ReadReq MSHR hits 1178system.l2c.ReadReq_mshr_hits::cpu3.inst 8 # number of ReadReq MSHR hits 1179system.l2c.ReadReq_mshr_hits::cpu3.data 1 # number of ReadReq MSHR hits 1180system.l2c.ReadReq_mshr_hits::total 20 # number of ReadReq MSHR hits 1181system.l2c.demand_mshr_hits::cpu2.inst 10 # number of demand (read+write) MSHR hits 1182system.l2c.demand_mshr_hits::cpu2.data 1 # number of demand (read+write) MSHR hits 1183system.l2c.demand_mshr_hits::cpu3.inst 8 # number of demand (read+write) MSHR hits 1184system.l2c.demand_mshr_hits::cpu3.data 1 # number of demand (read+write) MSHR hits 1185system.l2c.demand_mshr_hits::total 20 # number of demand (read+write) MSHR hits 1186system.l2c.overall_mshr_hits::cpu2.inst 10 # number of overall MSHR hits 1187system.l2c.overall_mshr_hits::cpu2.data 1 # number of overall MSHR hits 1188system.l2c.overall_mshr_hits::cpu3.inst 8 # number of overall MSHR hits 1189system.l2c.overall_mshr_hits::cpu3.data 1 # number of overall MSHR hits 1190system.l2c.overall_mshr_hits::total 20 # number of overall MSHR hits 1191system.l2c.ReadReq_mshr_misses::cpu0.inst 285 # number of ReadReq MSHR misses 1192system.l2c.ReadReq_mshr_misses::cpu0.data 66 # number of ReadReq MSHR misses 1193system.l2c.ReadReq_mshr_misses::cpu1.inst 66 # number of ReadReq MSHR misses 1194system.l2c.ReadReq_mshr_misses::cpu1.data 8 # number of ReadReq MSHR misses 1195system.l2c.ReadReq_mshr_misses::cpu2.inst 2 # number of ReadReq MSHR misses 1196system.l2c.ReadReq_mshr_misses::cpu2.data 1 # number of ReadReq MSHR misses 1197system.l2c.ReadReq_mshr_misses::cpu3.inst 1 # number of ReadReq MSHR misses 1198system.l2c.ReadReq_mshr_misses::cpu3.data 1 # number of ReadReq MSHR misses 1199system.l2c.ReadReq_mshr_misses::total 430 # number of ReadReq MSHR misses 1200system.l2c.UpgradeReq_mshr_misses::cpu0.data 28 # number of UpgradeReq MSHR misses 1201system.l2c.UpgradeReq_mshr_misses::cpu1.data 15 # number of UpgradeReq MSHR misses 1202system.l2c.UpgradeReq_mshr_misses::cpu2.data 16 # number of UpgradeReq MSHR misses 1203system.l2c.UpgradeReq_mshr_misses::cpu3.data 21 # number of UpgradeReq MSHR misses 1204system.l2c.UpgradeReq_mshr_misses::total 80 # number of UpgradeReq MSHR misses 1205system.l2c.ReadExReq_mshr_misses::cpu0.data 99 # number of ReadExReq MSHR misses 1206system.l2c.ReadExReq_mshr_misses::cpu1.data 15 # number of ReadExReq MSHR misses 1207system.l2c.ReadExReq_mshr_misses::cpu2.data 14 # number of ReadExReq MSHR misses 1208system.l2c.ReadExReq_mshr_misses::cpu3.data 14 # number of ReadExReq MSHR misses 1209system.l2c.ReadExReq_mshr_misses::total 142 # number of ReadExReq MSHR misses 1210system.l2c.demand_mshr_misses::cpu0.inst 285 # number of demand (read+write) MSHR misses 1211system.l2c.demand_mshr_misses::cpu0.data 165 # number of demand (read+write) MSHR misses 1212system.l2c.demand_mshr_misses::cpu1.inst 66 # number of demand (read+write) MSHR misses 1213system.l2c.demand_mshr_misses::cpu1.data 23 # number of demand (read+write) MSHR misses 1214system.l2c.demand_mshr_misses::cpu2.inst 2 # number of demand (read+write) MSHR misses 1215system.l2c.demand_mshr_misses::cpu2.data 15 # number of demand (read+write) MSHR misses 1216system.l2c.demand_mshr_misses::cpu3.inst 1 # number of demand (read+write) MSHR misses 1217system.l2c.demand_mshr_misses::cpu3.data 15 # number of demand (read+write) MSHR misses 1218system.l2c.demand_mshr_misses::total 572 # number of demand (read+write) MSHR misses 1219system.l2c.overall_mshr_misses::cpu0.inst 285 # number of overall MSHR misses 1220system.l2c.overall_mshr_misses::cpu0.data 165 # number of overall MSHR misses 1221system.l2c.overall_mshr_misses::cpu1.inst 66 # number of overall MSHR misses 1222system.l2c.overall_mshr_misses::cpu1.data 23 # number of overall MSHR misses 1223system.l2c.overall_mshr_misses::cpu2.inst 2 # number of overall MSHR misses 1224system.l2c.overall_mshr_misses::cpu2.data 15 # number of overall MSHR misses 1225system.l2c.overall_mshr_misses::cpu3.inst 1 # number of overall MSHR misses 1226system.l2c.overall_mshr_misses::cpu3.data 15 # number of overall MSHR misses 1227system.l2c.overall_mshr_misses::total 572 # number of overall MSHR misses 1228system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 11405500 # number of ReadReq MSHR miss cycles 1229system.l2c.ReadReq_mshr_miss_latency::cpu0.data 2640000 # number of ReadReq MSHR miss cycles 1230system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 2640000 # number of ReadReq MSHR miss cycles 1231system.l2c.ReadReq_mshr_miss_latency::cpu1.data 320000 # number of ReadReq MSHR miss cycles 1232system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 82500 # number of ReadReq MSHR miss cycles 1233system.l2c.ReadReq_mshr_miss_latency::cpu2.data 40000 # number of ReadReq MSHR miss cycles 1234system.l2c.ReadReq_mshr_miss_latency::cpu3.inst 40000 # number of ReadReq MSHR miss cycles 1235system.l2c.ReadReq_mshr_miss_latency::cpu3.data 40000 # number of ReadReq MSHR miss cycles 1236system.l2c.ReadReq_mshr_miss_latency::total 17208000 # number of ReadReq MSHR miss cycles 1237system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 1124491 # number of UpgradeReq MSHR miss cycles 1238system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 601497 # number of UpgradeReq MSHR miss cycles 1239system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 642995 # number of UpgradeReq MSHR miss cycles 1240system.l2c.UpgradeReq_mshr_miss_latency::cpu3.data 840000 # number of UpgradeReq MSHR miss cycles 1241system.l2c.UpgradeReq_mshr_miss_latency::total 3208983 # number of UpgradeReq MSHR miss cycles 1242system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 3964000 # number of ReadExReq MSHR miss cycles 1243system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 600000 # number of ReadExReq MSHR miss cycles 1244system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 571500 # number of ReadExReq MSHR miss cycles 1245system.l2c.ReadExReq_mshr_miss_latency::cpu3.data 569500 # number of ReadExReq MSHR miss cycles 1246system.l2c.ReadExReq_mshr_miss_latency::total 5705000 # number of ReadExReq MSHR miss cycles 1247system.l2c.demand_mshr_miss_latency::cpu0.inst 11405500 # number of demand (read+write) MSHR miss cycles 1248system.l2c.demand_mshr_miss_latency::cpu0.data 6604000 # number of demand (read+write) MSHR miss cycles 1249system.l2c.demand_mshr_miss_latency::cpu1.inst 2640000 # number of demand (read+write) MSHR miss cycles 1250system.l2c.demand_mshr_miss_latency::cpu1.data 920000 # number of demand (read+write) MSHR miss cycles 1251system.l2c.demand_mshr_miss_latency::cpu2.inst 82500 # number of demand (read+write) MSHR miss cycles 1252system.l2c.demand_mshr_miss_latency::cpu2.data 611500 # number of demand (read+write) MSHR miss cycles 1253system.l2c.demand_mshr_miss_latency::cpu3.inst 40000 # number of demand (read+write) MSHR miss cycles 1254system.l2c.demand_mshr_miss_latency::cpu3.data 609500 # number of demand (read+write) MSHR miss cycles 1255system.l2c.demand_mshr_miss_latency::total 22913000 # number of demand (read+write) MSHR miss cycles 1256system.l2c.overall_mshr_miss_latency::cpu0.inst 11405500 # number of overall MSHR miss cycles 1257system.l2c.overall_mshr_miss_latency::cpu0.data 6604000 # number of overall MSHR miss cycles 1258system.l2c.overall_mshr_miss_latency::cpu1.inst 2640000 # number of overall MSHR miss cycles 1259system.l2c.overall_mshr_miss_latency::cpu1.data 920000 # number of overall MSHR miss cycles 1260system.l2c.overall_mshr_miss_latency::cpu2.inst 82500 # number of overall MSHR miss cycles 1261system.l2c.overall_mshr_miss_latency::cpu2.data 611500 # number of overall MSHR miss cycles 1262system.l2c.overall_mshr_miss_latency::cpu3.inst 40000 # number of overall MSHR miss cycles 1263system.l2c.overall_mshr_miss_latency::cpu3.data 609500 # number of overall MSHR miss cycles 1264system.l2c.overall_mshr_miss_latency::total 22913000 # number of overall MSHR miss cycles 1265system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.610278 # mshr miss rate for ReadReq accesses 1266system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.929577 # mshr miss rate for ReadReq accesses 1267system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.180328 # mshr miss rate for ReadReq accesses 1268system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.727273 # mshr miss rate for ReadReq accesses 1269system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.005464 # mshr miss rate for ReadReq accesses 1270system.l2c.ReadReq_mshr_miss_rate::cpu2.data 0.090909 # mshr miss rate for ReadReq accesses 1271system.l2c.ReadReq_mshr_miss_rate::cpu3.inst 0.002725 # mshr miss rate for ReadReq accesses 1272system.l2c.ReadReq_mshr_miss_rate::cpu3.data 0.090909 # mshr miss rate for ReadReq accesses 1273system.l2c.ReadReq_mshr_miss_rate::total 0.257485 # mshr miss rate for ReadReq accesses 1274system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.933333 # mshr miss rate for UpgradeReq accesses 1275system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for UpgradeReq accesses 1276system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 1 # mshr miss rate for UpgradeReq accesses 1277system.l2c.UpgradeReq_mshr_miss_rate::cpu3.data 1 # mshr miss rate for UpgradeReq accesses 1278system.l2c.UpgradeReq_mshr_miss_rate::total 0.975610 # mshr miss rate for UpgradeReq accesses 1279system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 1 # mshr miss rate for ReadExReq accesses 1280system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for ReadExReq accesses 1281system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 1 # mshr miss rate for ReadExReq accesses 1282system.l2c.ReadExReq_mshr_miss_rate::cpu3.data 1 # mshr miss rate for ReadExReq accesses 1283system.l2c.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses 1284system.l2c.demand_mshr_miss_rate::cpu0.inst 0.610278 # mshr miss rate for demand accesses 1285system.l2c.demand_mshr_miss_rate::cpu0.data 0.970588 # mshr miss rate for demand accesses 1286system.l2c.demand_mshr_miss_rate::cpu1.inst 0.180328 # mshr miss rate for demand accesses 1287system.l2c.demand_mshr_miss_rate::cpu1.data 0.884615 # mshr miss rate for demand accesses 1288system.l2c.demand_mshr_miss_rate::cpu2.inst 0.005464 # mshr miss rate for demand accesses 1289system.l2c.demand_mshr_miss_rate::cpu2.data 0.600000 # mshr miss rate for demand accesses 1290system.l2c.demand_mshr_miss_rate::cpu3.inst 0.002725 # mshr miss rate for demand accesses 1291system.l2c.demand_mshr_miss_rate::cpu3.data 0.600000 # mshr miss rate for demand accesses 1292system.l2c.demand_mshr_miss_rate::total 0.315673 # mshr miss rate for demand accesses 1293system.l2c.overall_mshr_miss_rate::cpu0.inst 0.610278 # mshr miss rate for overall accesses 1294system.l2c.overall_mshr_miss_rate::cpu0.data 0.970588 # mshr miss rate for overall accesses 1295system.l2c.overall_mshr_miss_rate::cpu1.inst 0.180328 # mshr miss rate for overall accesses 1296system.l2c.overall_mshr_miss_rate::cpu1.data 0.884615 # mshr miss rate for overall accesses 1297system.l2c.overall_mshr_miss_rate::cpu2.inst 0.005464 # mshr miss rate for overall accesses 1298system.l2c.overall_mshr_miss_rate::cpu2.data 0.600000 # mshr miss rate for overall accesses 1299system.l2c.overall_mshr_miss_rate::cpu3.inst 0.002725 # mshr miss rate for overall accesses 1300system.l2c.overall_mshr_miss_rate::cpu3.data 0.600000 # mshr miss rate for overall accesses 1301system.l2c.overall_mshr_miss_rate::total 0.315673 # mshr miss rate for overall accesses 1302system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 40019.298246 # average ReadReq mshr miss latency 1303system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 40000 # average ReadReq mshr miss latency 1304system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 40000 # average ReadReq mshr miss latency 1305system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 40000 # average ReadReq mshr miss latency 1306system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 41250 # average ReadReq mshr miss latency 1307system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.data 40000 # average ReadReq mshr miss latency 1308system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.inst 40000 # average ReadReq mshr miss latency 1309system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.data 40000 # average ReadReq mshr miss latency 1310system.l2c.ReadReq_avg_mshr_miss_latency::total 40018.604651 # average ReadReq mshr miss latency 1311system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 40160.392857 # average UpgradeReq mshr miss latency 1312system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40099.800000 # average UpgradeReq mshr miss latency 1313system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40187.187500 # average UpgradeReq mshr miss latency 1314system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu3.data 40000 # average UpgradeReq mshr miss latency 1315system.l2c.UpgradeReq_avg_mshr_miss_latency::total 40112.287500 # average UpgradeReq mshr miss latency 1316system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 40040.404040 # average ReadExReq mshr miss latency 1317system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 40000 # average ReadExReq mshr miss latency 1318system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 40821.428571 # average ReadExReq mshr miss latency 1319system.l2c.ReadExReq_avg_mshr_miss_latency::cpu3.data 40678.571429 # average ReadExReq mshr miss latency 1320system.l2c.ReadExReq_avg_mshr_miss_latency::total 40176.056338 # average ReadExReq mshr miss latency 1321system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 40019.298246 # average overall mshr miss latency 1322system.l2c.demand_avg_mshr_miss_latency::cpu0.data 40024.242424 # average overall mshr miss latency 1323system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 40000 # average overall mshr miss latency 1324system.l2c.demand_avg_mshr_miss_latency::cpu1.data 40000 # average overall mshr miss latency 1325system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 41250 # average overall mshr miss latency 1326system.l2c.demand_avg_mshr_miss_latency::cpu2.data 40766.666667 # average overall mshr miss latency 1327system.l2c.demand_avg_mshr_miss_latency::cpu3.inst 40000 # average overall mshr miss latency 1328system.l2c.demand_avg_mshr_miss_latency::cpu3.data 40633.333333 # average overall mshr miss latency 1329system.l2c.demand_avg_mshr_miss_latency::total 40057.692308 # average overall mshr miss latency 1330system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 40019.298246 # average overall mshr miss latency 1331system.l2c.overall_avg_mshr_miss_latency::cpu0.data 40024.242424 # average overall mshr miss latency 1332system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 40000 # average overall mshr miss latency 1333system.l2c.overall_avg_mshr_miss_latency::cpu1.data 40000 # average overall mshr miss latency 1334system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 41250 # average overall mshr miss latency 1335system.l2c.overall_avg_mshr_miss_latency::cpu2.data 40766.666667 # average overall mshr miss latency 1336system.l2c.overall_avg_mshr_miss_latency::cpu3.inst 40000 # average overall mshr miss latency 1337system.l2c.overall_avg_mshr_miss_latency::cpu3.data 40633.333333 # average overall mshr miss latency 1338system.l2c.overall_avg_mshr_miss_latency::total 40057.692308 # average overall mshr miss latency 1339system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate 1340 1341---------- End Simulation Statistics ---------- 1342