stats.txt revision 9055:38f1926fb599
1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 0.000262 # Number of seconds simulated 4sim_ticks 262298000 # Number of ticks simulated 5final_tick 262298000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks 7host_inst_rate 1070900 # Simulator instruction rate (inst/s) 8host_op_rate 1070867 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 424091073 # Simulator tick rate (ticks/s) 10host_mem_usage 232420 # Number of bytes of host memory used 11host_seconds 0.62 # Real time elapsed on the host 12sim_insts 662307 # Number of instructions simulated 13sim_ops 662307 # Number of ops (including micro ops) simulated 14system.physmem.bytes_read::cpu0.inst 18240 # Number of bytes read from this memory 15system.physmem.bytes_read::cpu0.data 10560 # Number of bytes read from this memory 16system.physmem.bytes_read::cpu1.inst 3776 # Number of bytes read from this memory 17system.physmem.bytes_read::cpu1.data 1408 # Number of bytes read from this memory 18system.physmem.bytes_read::cpu2.inst 576 # Number of bytes read from this memory 19system.physmem.bytes_read::cpu2.data 1024 # Number of bytes read from this memory 20system.physmem.bytes_read::cpu3.inst 64 # Number of bytes read from this memory 21system.physmem.bytes_read::cpu3.data 960 # Number of bytes read from this memory 22system.physmem.bytes_read::total 36608 # Number of bytes read from this memory 23system.physmem.bytes_inst_read::cpu0.inst 18240 # Number of instructions bytes read from this memory 24system.physmem.bytes_inst_read::cpu1.inst 3776 # Number of instructions bytes read from this memory 25system.physmem.bytes_inst_read::cpu2.inst 576 # Number of instructions bytes read from this memory 26system.physmem.bytes_inst_read::cpu3.inst 64 # Number of instructions bytes read from this memory 27system.physmem.bytes_inst_read::total 22656 # Number of instructions bytes read from this memory 28system.physmem.num_reads::cpu0.inst 285 # Number of read requests responded to by this memory 29system.physmem.num_reads::cpu0.data 165 # Number of read requests responded to by this memory 30system.physmem.num_reads::cpu1.inst 59 # Number of read requests responded to by this memory 31system.physmem.num_reads::cpu1.data 22 # Number of read requests responded to by this memory 32system.physmem.num_reads::cpu2.inst 9 # Number of read requests responded to by this memory 33system.physmem.num_reads::cpu2.data 16 # Number of read requests responded to by this memory 34system.physmem.num_reads::cpu3.inst 1 # Number of read requests responded to by this memory 35system.physmem.num_reads::cpu3.data 15 # Number of read requests responded to by this memory 36system.physmem.num_reads::total 572 # Number of read requests responded to by this memory 37system.physmem.bw_read::cpu0.inst 69539226 # Total read bandwidth from this memory (bytes/s) 38system.physmem.bw_read::cpu0.data 40259552 # Total read bandwidth from this memory (bytes/s) 39system.physmem.bw_read::cpu1.inst 14395840 # Total read bandwidth from this memory (bytes/s) 40system.physmem.bw_read::cpu1.data 5367940 # Total read bandwidth from this memory (bytes/s) 41system.physmem.bw_read::cpu2.inst 2195976 # Total read bandwidth from this memory (bytes/s) 42system.physmem.bw_read::cpu2.data 3903957 # Total read bandwidth from this memory (bytes/s) 43system.physmem.bw_read::cpu3.inst 243997 # Total read bandwidth from this memory (bytes/s) 44system.physmem.bw_read::cpu3.data 3659959 # Total read bandwidth from this memory (bytes/s) 45system.physmem.bw_read::total 139566447 # Total read bandwidth from this memory (bytes/s) 46system.physmem.bw_inst_read::cpu0.inst 69539226 # Instruction read bandwidth from this memory (bytes/s) 47system.physmem.bw_inst_read::cpu1.inst 14395840 # Instruction read bandwidth from this memory (bytes/s) 48system.physmem.bw_inst_read::cpu2.inst 2195976 # Instruction read bandwidth from this memory (bytes/s) 49system.physmem.bw_inst_read::cpu3.inst 243997 # Instruction read bandwidth from this memory (bytes/s) 50system.physmem.bw_inst_read::total 86375039 # Instruction read bandwidth from this memory (bytes/s) 51system.physmem.bw_total::cpu0.inst 69539226 # Total bandwidth to/from this memory (bytes/s) 52system.physmem.bw_total::cpu0.data 40259552 # Total bandwidth to/from this memory (bytes/s) 53system.physmem.bw_total::cpu1.inst 14395840 # Total bandwidth to/from this memory (bytes/s) 54system.physmem.bw_total::cpu1.data 5367940 # Total bandwidth to/from this memory (bytes/s) 55system.physmem.bw_total::cpu2.inst 2195976 # Total bandwidth to/from this memory (bytes/s) 56system.physmem.bw_total::cpu2.data 3903957 # Total bandwidth to/from this memory (bytes/s) 57system.physmem.bw_total::cpu3.inst 243997 # Total bandwidth to/from this memory (bytes/s) 58system.physmem.bw_total::cpu3.data 3659959 # Total bandwidth to/from this memory (bytes/s) 59system.physmem.bw_total::total 139566447 # Total bandwidth to/from this memory (bytes/s) 60system.cpu0.workload.num_syscalls 89 # Number of system calls 61system.cpu0.numCycles 524596 # number of cpu cycles simulated 62system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started 63system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed 64system.cpu0.committedInsts 158353 # Number of instructions committed 65system.cpu0.committedOps 158353 # Number of ops (including micro ops) committed 66system.cpu0.num_int_alu_accesses 109064 # Number of integer alu accesses 67system.cpu0.num_fp_alu_accesses 0 # Number of float alu accesses 68system.cpu0.num_func_calls 390 # number of times a function call or return occured 69system.cpu0.num_conditional_control_insts 25994 # number of instructions that are conditional controls 70system.cpu0.num_int_insts 109064 # number of integer instructions 71system.cpu0.num_fp_insts 0 # number of float instructions 72system.cpu0.num_int_register_reads 315336 # number of times the integer registers were read 73system.cpu0.num_int_register_writes 110671 # number of times the integer registers were written 74system.cpu0.num_fp_register_reads 0 # number of times the floating registers were read 75system.cpu0.num_fp_register_writes 0 # number of times the floating registers were written 76system.cpu0.num_mem_refs 73905 # number of memory refs 77system.cpu0.num_load_insts 48930 # Number of load instructions 78system.cpu0.num_store_insts 24975 # Number of store instructions 79system.cpu0.num_idle_cycles 0 # Number of idle cycles 80system.cpu0.num_busy_cycles 524596 # Number of busy cycles 81system.cpu0.not_idle_fraction 1 # Percentage of non-idle cycles 82system.cpu0.idle_fraction 0 # Percentage of idle cycles 83system.cpu0.icache.replacements 215 # number of replacements 84system.cpu0.icache.tagsinuse 212.479188 # Cycle average of tags in use 85system.cpu0.icache.total_refs 157949 # Total number of references to valid blocks. 86system.cpu0.icache.sampled_refs 467 # Sample count of references to valid blocks. 87system.cpu0.icache.avg_refs 338.220557 # Average number of references to valid blocks. 88system.cpu0.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 89system.cpu0.icache.occ_blocks::cpu0.inst 212.479188 # Average occupied blocks per requestor 90system.cpu0.icache.occ_percent::cpu0.inst 0.414998 # Average percentage of cache occupancy 91system.cpu0.icache.occ_percent::total 0.414998 # Average percentage of cache occupancy 92system.cpu0.icache.ReadReq_hits::cpu0.inst 157949 # number of ReadReq hits 93system.cpu0.icache.ReadReq_hits::total 157949 # number of ReadReq hits 94system.cpu0.icache.demand_hits::cpu0.inst 157949 # number of demand (read+write) hits 95system.cpu0.icache.demand_hits::total 157949 # number of demand (read+write) hits 96system.cpu0.icache.overall_hits::cpu0.inst 157949 # number of overall hits 97system.cpu0.icache.overall_hits::total 157949 # number of overall hits 98system.cpu0.icache.ReadReq_misses::cpu0.inst 467 # number of ReadReq misses 99system.cpu0.icache.ReadReq_misses::total 467 # number of ReadReq misses 100system.cpu0.icache.demand_misses::cpu0.inst 467 # number of demand (read+write) misses 101system.cpu0.icache.demand_misses::total 467 # number of demand (read+write) misses 102system.cpu0.icache.overall_misses::cpu0.inst 467 # number of overall misses 103system.cpu0.icache.overall_misses::total 467 # number of overall misses 104system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 18524000 # number of ReadReq miss cycles 105system.cpu0.icache.ReadReq_miss_latency::total 18524000 # number of ReadReq miss cycles 106system.cpu0.icache.demand_miss_latency::cpu0.inst 18524000 # number of demand (read+write) miss cycles 107system.cpu0.icache.demand_miss_latency::total 18524000 # number of demand (read+write) miss cycles 108system.cpu0.icache.overall_miss_latency::cpu0.inst 18524000 # number of overall miss cycles 109system.cpu0.icache.overall_miss_latency::total 18524000 # number of overall miss cycles 110system.cpu0.icache.ReadReq_accesses::cpu0.inst 158416 # number of ReadReq accesses(hits+misses) 111system.cpu0.icache.ReadReq_accesses::total 158416 # number of ReadReq accesses(hits+misses) 112system.cpu0.icache.demand_accesses::cpu0.inst 158416 # number of demand (read+write) accesses 113system.cpu0.icache.demand_accesses::total 158416 # number of demand (read+write) accesses 114system.cpu0.icache.overall_accesses::cpu0.inst 158416 # number of overall (read+write) accesses 115system.cpu0.icache.overall_accesses::total 158416 # number of overall (read+write) accesses 116system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.002948 # miss rate for ReadReq accesses 117system.cpu0.icache.ReadReq_miss_rate::total 0.002948 # miss rate for ReadReq accesses 118system.cpu0.icache.demand_miss_rate::cpu0.inst 0.002948 # miss rate for demand accesses 119system.cpu0.icache.demand_miss_rate::total 0.002948 # miss rate for demand accesses 120system.cpu0.icache.overall_miss_rate::cpu0.inst 0.002948 # miss rate for overall accesses 121system.cpu0.icache.overall_miss_rate::total 0.002948 # miss rate for overall accesses 122system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 39665.952891 # average ReadReq miss latency 123system.cpu0.icache.ReadReq_avg_miss_latency::total 39665.952891 # average ReadReq miss latency 124system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 39665.952891 # average overall miss latency 125system.cpu0.icache.demand_avg_miss_latency::total 39665.952891 # average overall miss latency 126system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 39665.952891 # average overall miss latency 127system.cpu0.icache.overall_avg_miss_latency::total 39665.952891 # average overall miss latency 128system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 129system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 130system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked 131system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked 132system.cpu0.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 133system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 134system.cpu0.icache.fast_writes 0 # number of fast writes performed 135system.cpu0.icache.cache_copies 0 # number of cache copies performed 136system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 467 # number of ReadReq MSHR misses 137system.cpu0.icache.ReadReq_mshr_misses::total 467 # number of ReadReq MSHR misses 138system.cpu0.icache.demand_mshr_misses::cpu0.inst 467 # number of demand (read+write) MSHR misses 139system.cpu0.icache.demand_mshr_misses::total 467 # number of demand (read+write) MSHR misses 140system.cpu0.icache.overall_mshr_misses::cpu0.inst 467 # number of overall MSHR misses 141system.cpu0.icache.overall_mshr_misses::total 467 # number of overall MSHR misses 142system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 17123000 # number of ReadReq MSHR miss cycles 143system.cpu0.icache.ReadReq_mshr_miss_latency::total 17123000 # number of ReadReq MSHR miss cycles 144system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 17123000 # number of demand (read+write) MSHR miss cycles 145system.cpu0.icache.demand_mshr_miss_latency::total 17123000 # number of demand (read+write) MSHR miss cycles 146system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 17123000 # number of overall MSHR miss cycles 147system.cpu0.icache.overall_mshr_miss_latency::total 17123000 # number of overall MSHR miss cycles 148system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.002948 # mshr miss rate for ReadReq accesses 149system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.002948 # mshr miss rate for ReadReq accesses 150system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.002948 # mshr miss rate for demand accesses 151system.cpu0.icache.demand_mshr_miss_rate::total 0.002948 # mshr miss rate for demand accesses 152system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.002948 # mshr miss rate for overall accesses 153system.cpu0.icache.overall_mshr_miss_rate::total 0.002948 # mshr miss rate for overall accesses 154system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 36665.952891 # average ReadReq mshr miss latency 155system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 36665.952891 # average ReadReq mshr miss latency 156system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 36665.952891 # average overall mshr miss latency 157system.cpu0.icache.demand_avg_mshr_miss_latency::total 36665.952891 # average overall mshr miss latency 158system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 36665.952891 # average overall mshr miss latency 159system.cpu0.icache.overall_avg_mshr_miss_latency::total 36665.952891 # average overall mshr miss latency 160system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate 161system.cpu0.dcache.replacements 9 # number of replacements 162system.cpu0.dcache.tagsinuse 141.233342 # Cycle average of tags in use 163system.cpu0.dcache.total_refs 56009 # Total number of references to valid blocks. 164system.cpu0.dcache.sampled_refs 170 # Sample count of references to valid blocks. 165system.cpu0.dcache.avg_refs 329.464706 # Average number of references to valid blocks. 166system.cpu0.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 167system.cpu0.dcache.occ_blocks::cpu0.data 141.233342 # Average occupied blocks per requestor 168system.cpu0.dcache.occ_percent::cpu0.data 0.275846 # Average percentage of cache occupancy 169system.cpu0.dcache.occ_percent::total 0.275846 # Average percentage of cache occupancy 170system.cpu0.dcache.ReadReq_hits::cpu0.data 48758 # number of ReadReq hits 171system.cpu0.dcache.ReadReq_hits::total 48758 # number of ReadReq hits 172system.cpu0.dcache.WriteReq_hits::cpu0.data 24741 # number of WriteReq hits 173system.cpu0.dcache.WriteReq_hits::total 24741 # number of WriteReq hits 174system.cpu0.dcache.SwapReq_hits::cpu0.data 16 # number of SwapReq hits 175system.cpu0.dcache.SwapReq_hits::total 16 # number of SwapReq hits 176system.cpu0.dcache.demand_hits::cpu0.data 73499 # number of demand (read+write) hits 177system.cpu0.dcache.demand_hits::total 73499 # number of demand (read+write) hits 178system.cpu0.dcache.overall_hits::cpu0.data 73499 # number of overall hits 179system.cpu0.dcache.overall_hits::total 73499 # number of overall hits 180system.cpu0.dcache.ReadReq_misses::cpu0.data 162 # number of ReadReq misses 181system.cpu0.dcache.ReadReq_misses::total 162 # number of ReadReq misses 182system.cpu0.dcache.WriteReq_misses::cpu0.data 183 # number of WriteReq misses 183system.cpu0.dcache.WriteReq_misses::total 183 # number of WriteReq misses 184system.cpu0.dcache.SwapReq_misses::cpu0.data 26 # number of SwapReq misses 185system.cpu0.dcache.SwapReq_misses::total 26 # number of SwapReq misses 186system.cpu0.dcache.demand_misses::cpu0.data 345 # number of demand (read+write) misses 187system.cpu0.dcache.demand_misses::total 345 # number of demand (read+write) misses 188system.cpu0.dcache.overall_misses::cpu0.data 345 # number of overall misses 189system.cpu0.dcache.overall_misses::total 345 # number of overall misses 190system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 4749000 # number of ReadReq miss cycles 191system.cpu0.dcache.ReadReq_miss_latency::total 4749000 # number of ReadReq miss cycles 192system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 7175000 # number of WriteReq miss cycles 193system.cpu0.dcache.WriteReq_miss_latency::total 7175000 # number of WriteReq miss cycles 194system.cpu0.dcache.SwapReq_miss_latency::cpu0.data 387000 # number of SwapReq miss cycles 195system.cpu0.dcache.SwapReq_miss_latency::total 387000 # number of SwapReq miss cycles 196system.cpu0.dcache.demand_miss_latency::cpu0.data 11924000 # number of demand (read+write) miss cycles 197system.cpu0.dcache.demand_miss_latency::total 11924000 # number of demand (read+write) miss cycles 198system.cpu0.dcache.overall_miss_latency::cpu0.data 11924000 # number of overall miss cycles 199system.cpu0.dcache.overall_miss_latency::total 11924000 # number of overall miss cycles 200system.cpu0.dcache.ReadReq_accesses::cpu0.data 48920 # number of ReadReq accesses(hits+misses) 201system.cpu0.dcache.ReadReq_accesses::total 48920 # number of ReadReq accesses(hits+misses) 202system.cpu0.dcache.WriteReq_accesses::cpu0.data 24924 # number of WriteReq accesses(hits+misses) 203system.cpu0.dcache.WriteReq_accesses::total 24924 # number of WriteReq accesses(hits+misses) 204system.cpu0.dcache.SwapReq_accesses::cpu0.data 42 # number of SwapReq accesses(hits+misses) 205system.cpu0.dcache.SwapReq_accesses::total 42 # number of SwapReq accesses(hits+misses) 206system.cpu0.dcache.demand_accesses::cpu0.data 73844 # number of demand (read+write) accesses 207system.cpu0.dcache.demand_accesses::total 73844 # number of demand (read+write) accesses 208system.cpu0.dcache.overall_accesses::cpu0.data 73844 # number of overall (read+write) accesses 209system.cpu0.dcache.overall_accesses::total 73844 # number of overall (read+write) accesses 210system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.003312 # miss rate for ReadReq accesses 211system.cpu0.dcache.ReadReq_miss_rate::total 0.003312 # miss rate for ReadReq accesses 212system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.007342 # miss rate for WriteReq accesses 213system.cpu0.dcache.WriteReq_miss_rate::total 0.007342 # miss rate for WriteReq accesses 214system.cpu0.dcache.SwapReq_miss_rate::cpu0.data 0.619048 # miss rate for SwapReq accesses 215system.cpu0.dcache.SwapReq_miss_rate::total 0.619048 # miss rate for SwapReq accesses 216system.cpu0.dcache.demand_miss_rate::cpu0.data 0.004672 # miss rate for demand accesses 217system.cpu0.dcache.demand_miss_rate::total 0.004672 # miss rate for demand accesses 218system.cpu0.dcache.overall_miss_rate::cpu0.data 0.004672 # miss rate for overall accesses 219system.cpu0.dcache.overall_miss_rate::total 0.004672 # miss rate for overall accesses 220system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 29314.814815 # average ReadReq miss latency 221system.cpu0.dcache.ReadReq_avg_miss_latency::total 29314.814815 # average ReadReq miss latency 222system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 39207.650273 # average WriteReq miss latency 223system.cpu0.dcache.WriteReq_avg_miss_latency::total 39207.650273 # average WriteReq miss latency 224system.cpu0.dcache.SwapReq_avg_miss_latency::cpu0.data 14884.615385 # average SwapReq miss latency 225system.cpu0.dcache.SwapReq_avg_miss_latency::total 14884.615385 # average SwapReq miss latency 226system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 34562.318841 # average overall miss latency 227system.cpu0.dcache.demand_avg_miss_latency::total 34562.318841 # average overall miss latency 228system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 34562.318841 # average overall miss latency 229system.cpu0.dcache.overall_avg_miss_latency::total 34562.318841 # average overall miss latency 230system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 231system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 232system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 233system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked 234system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 235system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 236system.cpu0.dcache.fast_writes 0 # number of fast writes performed 237system.cpu0.dcache.cache_copies 0 # number of cache copies performed 238system.cpu0.dcache.writebacks::writebacks 6 # number of writebacks 239system.cpu0.dcache.writebacks::total 6 # number of writebacks 240system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 162 # number of ReadReq MSHR misses 241system.cpu0.dcache.ReadReq_mshr_misses::total 162 # number of ReadReq MSHR misses 242system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 183 # number of WriteReq MSHR misses 243system.cpu0.dcache.WriteReq_mshr_misses::total 183 # number of WriteReq MSHR misses 244system.cpu0.dcache.SwapReq_mshr_misses::cpu0.data 26 # number of SwapReq MSHR misses 245system.cpu0.dcache.SwapReq_mshr_misses::total 26 # number of SwapReq MSHR misses 246system.cpu0.dcache.demand_mshr_misses::cpu0.data 345 # number of demand (read+write) MSHR misses 247system.cpu0.dcache.demand_mshr_misses::total 345 # number of demand (read+write) MSHR misses 248system.cpu0.dcache.overall_mshr_misses::cpu0.data 345 # number of overall MSHR misses 249system.cpu0.dcache.overall_mshr_misses::total 345 # number of overall MSHR misses 250system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 4263000 # number of ReadReq MSHR miss cycles 251system.cpu0.dcache.ReadReq_mshr_miss_latency::total 4263000 # number of ReadReq MSHR miss cycles 252system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 6626000 # number of WriteReq MSHR miss cycles 253system.cpu0.dcache.WriteReq_mshr_miss_latency::total 6626000 # number of WriteReq MSHR miss cycles 254system.cpu0.dcache.SwapReq_mshr_miss_latency::cpu0.data 309000 # number of SwapReq MSHR miss cycles 255system.cpu0.dcache.SwapReq_mshr_miss_latency::total 309000 # number of SwapReq MSHR miss cycles 256system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 10889000 # number of demand (read+write) MSHR miss cycles 257system.cpu0.dcache.demand_mshr_miss_latency::total 10889000 # number of demand (read+write) MSHR miss cycles 258system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 10889000 # number of overall MSHR miss cycles 259system.cpu0.dcache.overall_mshr_miss_latency::total 10889000 # number of overall MSHR miss cycles 260system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.003312 # mshr miss rate for ReadReq accesses 261system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.003312 # mshr miss rate for ReadReq accesses 262system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.007342 # mshr miss rate for WriteReq accesses 263system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.007342 # mshr miss rate for WriteReq accesses 264system.cpu0.dcache.SwapReq_mshr_miss_rate::cpu0.data 0.619048 # mshr miss rate for SwapReq accesses 265system.cpu0.dcache.SwapReq_mshr_miss_rate::total 0.619048 # mshr miss rate for SwapReq accesses 266system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.004672 # mshr miss rate for demand accesses 267system.cpu0.dcache.demand_mshr_miss_rate::total 0.004672 # mshr miss rate for demand accesses 268system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.004672 # mshr miss rate for overall accesses 269system.cpu0.dcache.overall_mshr_miss_rate::total 0.004672 # mshr miss rate for overall accesses 270system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 26314.814815 # average ReadReq mshr miss latency 271system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26314.814815 # average ReadReq mshr miss latency 272system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 36207.650273 # average WriteReq mshr miss latency 273system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36207.650273 # average WriteReq mshr miss latency 274system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::cpu0.data 11884.615385 # average SwapReq mshr miss latency 275system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 11884.615385 # average SwapReq mshr miss latency 276system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 31562.318841 # average overall mshr miss latency 277system.cpu0.dcache.demand_avg_mshr_miss_latency::total 31562.318841 # average overall mshr miss latency 278system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 31562.318841 # average overall mshr miss latency 279system.cpu0.dcache.overall_avg_mshr_miss_latency::total 31562.318841 # average overall mshr miss latency 280system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 281system.cpu1.numCycles 524596 # number of cpu cycles simulated 282system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started 283system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed 284system.cpu1.committedInsts 172325 # Number of instructions committed 285system.cpu1.committedOps 172325 # Number of ops (including micro ops) committed 286system.cpu1.num_int_alu_accesses 107932 # Number of integer alu accesses 287system.cpu1.num_fp_alu_accesses 0 # Number of float alu accesses 288system.cpu1.num_func_calls 637 # number of times a function call or return occured 289system.cpu1.num_conditional_control_insts 36203 # number of instructions that are conditional controls 290system.cpu1.num_int_insts 107932 # number of integer instructions 291system.cpu1.num_fp_insts 0 # number of float instructions 292system.cpu1.num_int_register_reads 249091 # number of times the integer registers were read 293system.cpu1.num_int_register_writes 92744 # number of times the integer registers were written 294system.cpu1.num_fp_register_reads 0 # number of times the floating registers were read 295system.cpu1.num_fp_register_writes 0 # number of times the floating registers were written 296system.cpu1.num_mem_refs 47898 # number of memory refs 297system.cpu1.num_load_insts 39616 # Number of load instructions 298system.cpu1.num_store_insts 8282 # Number of store instructions 299system.cpu1.num_idle_cycles 68578.001739 # Number of idle cycles 300system.cpu1.num_busy_cycles 456017.998261 # Number of busy cycles 301system.cpu1.not_idle_fraction 0.869275 # Percentage of non-idle cycles 302system.cpu1.idle_fraction 0.130725 # Percentage of idle cycles 303system.cpu1.icache.replacements 280 # number of replacements 304system.cpu1.icache.tagsinuse 70.076133 # Cycle average of tags in use 305system.cpu1.icache.total_refs 171992 # Total number of references to valid blocks. 306system.cpu1.icache.sampled_refs 366 # Sample count of references to valid blocks. 307system.cpu1.icache.avg_refs 469.923497 # Average number of references to valid blocks. 308system.cpu1.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 309system.cpu1.icache.occ_blocks::cpu1.inst 70.076133 # Average occupied blocks per requestor 310system.cpu1.icache.occ_percent::cpu1.inst 0.136867 # Average percentage of cache occupancy 311system.cpu1.icache.occ_percent::total 0.136867 # Average percentage of cache occupancy 312system.cpu1.icache.ReadReq_hits::cpu1.inst 171992 # number of ReadReq hits 313system.cpu1.icache.ReadReq_hits::total 171992 # number of ReadReq hits 314system.cpu1.icache.demand_hits::cpu1.inst 171992 # number of demand (read+write) hits 315system.cpu1.icache.demand_hits::total 171992 # number of demand (read+write) hits 316system.cpu1.icache.overall_hits::cpu1.inst 171992 # number of overall hits 317system.cpu1.icache.overall_hits::total 171992 # number of overall hits 318system.cpu1.icache.ReadReq_misses::cpu1.inst 366 # number of ReadReq misses 319system.cpu1.icache.ReadReq_misses::total 366 # number of ReadReq misses 320system.cpu1.icache.demand_misses::cpu1.inst 366 # number of demand (read+write) misses 321system.cpu1.icache.demand_misses::total 366 # number of demand (read+write) misses 322system.cpu1.icache.overall_misses::cpu1.inst 366 # number of overall misses 323system.cpu1.icache.overall_misses::total 366 # number of overall misses 324system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 7920500 # number of ReadReq miss cycles 325system.cpu1.icache.ReadReq_miss_latency::total 7920500 # number of ReadReq miss cycles 326system.cpu1.icache.demand_miss_latency::cpu1.inst 7920500 # number of demand (read+write) miss cycles 327system.cpu1.icache.demand_miss_latency::total 7920500 # number of demand (read+write) miss cycles 328system.cpu1.icache.overall_miss_latency::cpu1.inst 7920500 # number of overall miss cycles 329system.cpu1.icache.overall_miss_latency::total 7920500 # number of overall miss cycles 330system.cpu1.icache.ReadReq_accesses::cpu1.inst 172358 # number of ReadReq accesses(hits+misses) 331system.cpu1.icache.ReadReq_accesses::total 172358 # number of ReadReq accesses(hits+misses) 332system.cpu1.icache.demand_accesses::cpu1.inst 172358 # number of demand (read+write) accesses 333system.cpu1.icache.demand_accesses::total 172358 # number of demand (read+write) accesses 334system.cpu1.icache.overall_accesses::cpu1.inst 172358 # number of overall (read+write) accesses 335system.cpu1.icache.overall_accesses::total 172358 # number of overall (read+write) accesses 336system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.002123 # miss rate for ReadReq accesses 337system.cpu1.icache.ReadReq_miss_rate::total 0.002123 # miss rate for ReadReq accesses 338system.cpu1.icache.demand_miss_rate::cpu1.inst 0.002123 # miss rate for demand accesses 339system.cpu1.icache.demand_miss_rate::total 0.002123 # miss rate for demand accesses 340system.cpu1.icache.overall_miss_rate::cpu1.inst 0.002123 # miss rate for overall accesses 341system.cpu1.icache.overall_miss_rate::total 0.002123 # miss rate for overall accesses 342system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 21640.710383 # average ReadReq miss latency 343system.cpu1.icache.ReadReq_avg_miss_latency::total 21640.710383 # average ReadReq miss latency 344system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 21640.710383 # average overall miss latency 345system.cpu1.icache.demand_avg_miss_latency::total 21640.710383 # average overall miss latency 346system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 21640.710383 # average overall miss latency 347system.cpu1.icache.overall_avg_miss_latency::total 21640.710383 # average overall miss latency 348system.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 349system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 350system.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked 351system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked 352system.cpu1.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 353system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 354system.cpu1.icache.fast_writes 0 # number of fast writes performed 355system.cpu1.icache.cache_copies 0 # number of cache copies performed 356system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 366 # number of ReadReq MSHR misses 357system.cpu1.icache.ReadReq_mshr_misses::total 366 # number of ReadReq MSHR misses 358system.cpu1.icache.demand_mshr_misses::cpu1.inst 366 # number of demand (read+write) MSHR misses 359system.cpu1.icache.demand_mshr_misses::total 366 # number of demand (read+write) MSHR misses 360system.cpu1.icache.overall_mshr_misses::cpu1.inst 366 # number of overall MSHR misses 361system.cpu1.icache.overall_mshr_misses::total 366 # number of overall MSHR misses 362system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 6822000 # number of ReadReq MSHR miss cycles 363system.cpu1.icache.ReadReq_mshr_miss_latency::total 6822000 # number of ReadReq MSHR miss cycles 364system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 6822000 # number of demand (read+write) MSHR miss cycles 365system.cpu1.icache.demand_mshr_miss_latency::total 6822000 # number of demand (read+write) MSHR miss cycles 366system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 6822000 # number of overall MSHR miss cycles 367system.cpu1.icache.overall_mshr_miss_latency::total 6822000 # number of overall MSHR miss cycles 368system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.002123 # mshr miss rate for ReadReq accesses 369system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.002123 # mshr miss rate for ReadReq accesses 370system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.002123 # mshr miss rate for demand accesses 371system.cpu1.icache.demand_mshr_miss_rate::total 0.002123 # mshr miss rate for demand accesses 372system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.002123 # mshr miss rate for overall accesses 373system.cpu1.icache.overall_mshr_miss_rate::total 0.002123 # mshr miss rate for overall accesses 374system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 18639.344262 # average ReadReq mshr miss latency 375system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18639.344262 # average ReadReq mshr miss latency 376system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 18639.344262 # average overall mshr miss latency 377system.cpu1.icache.demand_avg_mshr_miss_latency::total 18639.344262 # average overall mshr miss latency 378system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 18639.344262 # average overall mshr miss latency 379system.cpu1.icache.overall_avg_mshr_miss_latency::total 18639.344262 # average overall mshr miss latency 380system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate 381system.cpu1.dcache.replacements 2 # number of replacements 382system.cpu1.dcache.tagsinuse 26.693562 # Cycle average of tags in use 383system.cpu1.dcache.total_refs 18908 # Total number of references to valid blocks. 384system.cpu1.dcache.sampled_refs 31 # Sample count of references to valid blocks. 385system.cpu1.dcache.avg_refs 609.935484 # Average number of references to valid blocks. 386system.cpu1.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 387system.cpu1.dcache.occ_blocks::cpu1.data 26.693562 # Average occupied blocks per requestor 388system.cpu1.dcache.occ_percent::cpu1.data 0.052136 # Average percentage of cache occupancy 389system.cpu1.dcache.occ_percent::total 0.052136 # Average percentage of cache occupancy 390system.cpu1.dcache.ReadReq_hits::cpu1.data 39428 # number of ReadReq hits 391system.cpu1.dcache.ReadReq_hits::total 39428 # number of ReadReq hits 392system.cpu1.dcache.WriteReq_hits::cpu1.data 8099 # number of WriteReq hits 393system.cpu1.dcache.WriteReq_hits::total 8099 # number of WriteReq hits 394system.cpu1.dcache.SwapReq_hits::cpu1.data 18 # number of SwapReq hits 395system.cpu1.dcache.SwapReq_hits::total 18 # number of SwapReq hits 396system.cpu1.dcache.demand_hits::cpu1.data 47527 # number of demand (read+write) hits 397system.cpu1.dcache.demand_hits::total 47527 # number of demand (read+write) hits 398system.cpu1.dcache.overall_hits::cpu1.data 47527 # number of overall hits 399system.cpu1.dcache.overall_hits::total 47527 # number of overall hits 400system.cpu1.dcache.ReadReq_misses::cpu1.data 181 # number of ReadReq misses 401system.cpu1.dcache.ReadReq_misses::total 181 # number of ReadReq misses 402system.cpu1.dcache.WriteReq_misses::cpu1.data 98 # number of WriteReq misses 403system.cpu1.dcache.WriteReq_misses::total 98 # number of WriteReq misses 404system.cpu1.dcache.SwapReq_misses::cpu1.data 65 # number of SwapReq misses 405system.cpu1.dcache.SwapReq_misses::total 65 # number of SwapReq misses 406system.cpu1.dcache.demand_misses::cpu1.data 279 # number of demand (read+write) misses 407system.cpu1.dcache.demand_misses::total 279 # number of demand (read+write) misses 408system.cpu1.dcache.overall_misses::cpu1.data 279 # number of overall misses 409system.cpu1.dcache.overall_misses::total 279 # number of overall misses 410system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 3713000 # number of ReadReq miss cycles 411system.cpu1.dcache.ReadReq_miss_latency::total 3713000 # number of ReadReq miss cycles 412system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 1889000 # number of WriteReq miss cycles 413system.cpu1.dcache.WriteReq_miss_latency::total 1889000 # number of WriteReq miss cycles 414system.cpu1.dcache.SwapReq_miss_latency::cpu1.data 415000 # number of SwapReq miss cycles 415system.cpu1.dcache.SwapReq_miss_latency::total 415000 # number of SwapReq miss cycles 416system.cpu1.dcache.demand_miss_latency::cpu1.data 5602000 # number of demand (read+write) miss cycles 417system.cpu1.dcache.demand_miss_latency::total 5602000 # number of demand (read+write) miss cycles 418system.cpu1.dcache.overall_miss_latency::cpu1.data 5602000 # number of overall miss cycles 419system.cpu1.dcache.overall_miss_latency::total 5602000 # number of overall miss cycles 420system.cpu1.dcache.ReadReq_accesses::cpu1.data 39609 # number of ReadReq accesses(hits+misses) 421system.cpu1.dcache.ReadReq_accesses::total 39609 # number of ReadReq accesses(hits+misses) 422system.cpu1.dcache.WriteReq_accesses::cpu1.data 8197 # number of WriteReq accesses(hits+misses) 423system.cpu1.dcache.WriteReq_accesses::total 8197 # number of WriteReq accesses(hits+misses) 424system.cpu1.dcache.SwapReq_accesses::cpu1.data 83 # number of SwapReq accesses(hits+misses) 425system.cpu1.dcache.SwapReq_accesses::total 83 # number of SwapReq accesses(hits+misses) 426system.cpu1.dcache.demand_accesses::cpu1.data 47806 # number of demand (read+write) accesses 427system.cpu1.dcache.demand_accesses::total 47806 # number of demand (read+write) accesses 428system.cpu1.dcache.overall_accesses::cpu1.data 47806 # number of overall (read+write) accesses 429system.cpu1.dcache.overall_accesses::total 47806 # number of overall (read+write) accesses 430system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.004570 # miss rate for ReadReq accesses 431system.cpu1.dcache.ReadReq_miss_rate::total 0.004570 # miss rate for ReadReq accesses 432system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.011956 # miss rate for WriteReq accesses 433system.cpu1.dcache.WriteReq_miss_rate::total 0.011956 # miss rate for WriteReq accesses 434system.cpu1.dcache.SwapReq_miss_rate::cpu1.data 0.783133 # miss rate for SwapReq accesses 435system.cpu1.dcache.SwapReq_miss_rate::total 0.783133 # miss rate for SwapReq accesses 436system.cpu1.dcache.demand_miss_rate::cpu1.data 0.005836 # miss rate for demand accesses 437system.cpu1.dcache.demand_miss_rate::total 0.005836 # miss rate for demand accesses 438system.cpu1.dcache.overall_miss_rate::cpu1.data 0.005836 # miss rate for overall accesses 439system.cpu1.dcache.overall_miss_rate::total 0.005836 # miss rate for overall accesses 440system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 20513.812155 # average ReadReq miss latency 441system.cpu1.dcache.ReadReq_avg_miss_latency::total 20513.812155 # average ReadReq miss latency 442system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 19275.510204 # average WriteReq miss latency 443system.cpu1.dcache.WriteReq_avg_miss_latency::total 19275.510204 # average WriteReq miss latency 444system.cpu1.dcache.SwapReq_avg_miss_latency::cpu1.data 6384.615385 # average SwapReq miss latency 445system.cpu1.dcache.SwapReq_avg_miss_latency::total 6384.615385 # average SwapReq miss latency 446system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 20078.853047 # average overall miss latency 447system.cpu1.dcache.demand_avg_miss_latency::total 20078.853047 # average overall miss latency 448system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 20078.853047 # average overall miss latency 449system.cpu1.dcache.overall_avg_miss_latency::total 20078.853047 # average overall miss latency 450system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 451system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 452system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 453system.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked 454system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 455system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 456system.cpu1.dcache.fast_writes 0 # number of fast writes performed 457system.cpu1.dcache.cache_copies 0 # number of cache copies performed 458system.cpu1.dcache.writebacks::writebacks 1 # number of writebacks 459system.cpu1.dcache.writebacks::total 1 # number of writebacks 460system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 181 # number of ReadReq MSHR misses 461system.cpu1.dcache.ReadReq_mshr_misses::total 181 # number of ReadReq MSHR misses 462system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 98 # number of WriteReq MSHR misses 463system.cpu1.dcache.WriteReq_mshr_misses::total 98 # number of WriteReq MSHR misses 464system.cpu1.dcache.SwapReq_mshr_misses::cpu1.data 65 # number of SwapReq MSHR misses 465system.cpu1.dcache.SwapReq_mshr_misses::total 65 # number of SwapReq MSHR misses 466system.cpu1.dcache.demand_mshr_misses::cpu1.data 279 # number of demand (read+write) MSHR misses 467system.cpu1.dcache.demand_mshr_misses::total 279 # number of demand (read+write) MSHR misses 468system.cpu1.dcache.overall_mshr_misses::cpu1.data 279 # number of overall MSHR misses 469system.cpu1.dcache.overall_mshr_misses::total 279 # number of overall MSHR misses 470system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 3170000 # number of ReadReq MSHR miss cycles 471system.cpu1.dcache.ReadReq_mshr_miss_latency::total 3170000 # number of ReadReq MSHR miss cycles 472system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 1595000 # number of WriteReq MSHR miss cycles 473system.cpu1.dcache.WriteReq_mshr_miss_latency::total 1595000 # number of WriteReq MSHR miss cycles 474system.cpu1.dcache.SwapReq_mshr_miss_latency::cpu1.data 220000 # number of SwapReq MSHR miss cycles 475system.cpu1.dcache.SwapReq_mshr_miss_latency::total 220000 # number of SwapReq MSHR miss cycles 476system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 4765000 # number of demand (read+write) MSHR miss cycles 477system.cpu1.dcache.demand_mshr_miss_latency::total 4765000 # number of demand (read+write) MSHR miss cycles 478system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 4765000 # number of overall MSHR miss cycles 479system.cpu1.dcache.overall_mshr_miss_latency::total 4765000 # number of overall MSHR miss cycles 480system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.004570 # mshr miss rate for ReadReq accesses 481system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.004570 # mshr miss rate for ReadReq accesses 482system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.011956 # mshr miss rate for WriteReq accesses 483system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.011956 # mshr miss rate for WriteReq accesses 484system.cpu1.dcache.SwapReq_mshr_miss_rate::cpu1.data 0.783133 # mshr miss rate for SwapReq accesses 485system.cpu1.dcache.SwapReq_mshr_miss_rate::total 0.783133 # mshr miss rate for SwapReq accesses 486system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.005836 # mshr miss rate for demand accesses 487system.cpu1.dcache.demand_mshr_miss_rate::total 0.005836 # mshr miss rate for demand accesses 488system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.005836 # mshr miss rate for overall accesses 489system.cpu1.dcache.overall_mshr_miss_rate::total 0.005836 # mshr miss rate for overall accesses 490system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 17513.812155 # average ReadReq mshr miss latency 491system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17513.812155 # average ReadReq mshr miss latency 492system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 16275.510204 # average WriteReq mshr miss latency 493system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 16275.510204 # average WriteReq mshr miss latency 494system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::cpu1.data 3384.615385 # average SwapReq mshr miss latency 495system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 3384.615385 # average SwapReq mshr miss latency 496system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 17078.853047 # average overall mshr miss latency 497system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17078.853047 # average overall mshr miss latency 498system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 17078.853047 # average overall mshr miss latency 499system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17078.853047 # average overall mshr miss latency 500system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 501system.cpu2.numCycles 524596 # number of cpu cycles simulated 502system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started 503system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed 504system.cpu2.committedInsts 165499 # Number of instructions committed 505system.cpu2.committedOps 165499 # Number of ops (including micro ops) committed 506system.cpu2.num_int_alu_accesses 112355 # Number of integer alu accesses 507system.cpu2.num_fp_alu_accesses 0 # Number of float alu accesses 508system.cpu2.num_func_calls 637 # number of times a function call or return occured 509system.cpu2.num_conditional_control_insts 30582 # number of instructions that are conditional controls 510system.cpu2.num_int_insts 112355 # number of integer instructions 511system.cpu2.num_fp_insts 0 # number of float instructions 512system.cpu2.num_int_register_reads 289268 # number of times the integer registers were read 513system.cpu2.num_int_register_writes 110631 # number of times the integer registers were written 514system.cpu2.num_fp_register_reads 0 # number of times the floating registers were read 515system.cpu2.num_fp_register_writes 0 # number of times the floating registers were written 516system.cpu2.num_mem_refs 57941 # number of memory refs 517system.cpu2.num_load_insts 41852 # Number of load instructions 518system.cpu2.num_store_insts 16089 # Number of store instructions 519system.cpu2.num_idle_cycles 68840.001738 # Number of idle cycles 520system.cpu2.num_busy_cycles 455755.998262 # Number of busy cycles 521system.cpu2.not_idle_fraction 0.868775 # Percentage of non-idle cycles 522system.cpu2.idle_fraction 0.131225 # Percentage of idle cycles 523system.cpu2.icache.replacements 280 # number of replacements 524system.cpu2.icache.tagsinuse 65.601019 # Cycle average of tags in use 525system.cpu2.icache.total_refs 165166 # Total number of references to valid blocks. 526system.cpu2.icache.sampled_refs 366 # Sample count of references to valid blocks. 527system.cpu2.icache.avg_refs 451.273224 # Average number of references to valid blocks. 528system.cpu2.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 529system.cpu2.icache.occ_blocks::cpu2.inst 65.601019 # Average occupied blocks per requestor 530system.cpu2.icache.occ_percent::cpu2.inst 0.128127 # Average percentage of cache occupancy 531system.cpu2.icache.occ_percent::total 0.128127 # Average percentage of cache occupancy 532system.cpu2.icache.ReadReq_hits::cpu2.inst 165166 # number of ReadReq hits 533system.cpu2.icache.ReadReq_hits::total 165166 # number of ReadReq hits 534system.cpu2.icache.demand_hits::cpu2.inst 165166 # number of demand (read+write) hits 535system.cpu2.icache.demand_hits::total 165166 # number of demand (read+write) hits 536system.cpu2.icache.overall_hits::cpu2.inst 165166 # number of overall hits 537system.cpu2.icache.overall_hits::total 165166 # number of overall hits 538system.cpu2.icache.ReadReq_misses::cpu2.inst 366 # number of ReadReq misses 539system.cpu2.icache.ReadReq_misses::total 366 # number of ReadReq misses 540system.cpu2.icache.demand_misses::cpu2.inst 366 # number of demand (read+write) misses 541system.cpu2.icache.demand_misses::total 366 # number of demand (read+write) misses 542system.cpu2.icache.overall_misses::cpu2.inst 366 # number of overall misses 543system.cpu2.icache.overall_misses::total 366 # number of overall misses 544system.cpu2.icache.ReadReq_miss_latency::cpu2.inst 5648500 # number of ReadReq miss cycles 545system.cpu2.icache.ReadReq_miss_latency::total 5648500 # number of ReadReq miss cycles 546system.cpu2.icache.demand_miss_latency::cpu2.inst 5648500 # number of demand (read+write) miss cycles 547system.cpu2.icache.demand_miss_latency::total 5648500 # number of demand (read+write) miss cycles 548system.cpu2.icache.overall_miss_latency::cpu2.inst 5648500 # number of overall miss cycles 549system.cpu2.icache.overall_miss_latency::total 5648500 # number of overall miss cycles 550system.cpu2.icache.ReadReq_accesses::cpu2.inst 165532 # number of ReadReq accesses(hits+misses) 551system.cpu2.icache.ReadReq_accesses::total 165532 # number of ReadReq accesses(hits+misses) 552system.cpu2.icache.demand_accesses::cpu2.inst 165532 # number of demand (read+write) accesses 553system.cpu2.icache.demand_accesses::total 165532 # number of demand (read+write) accesses 554system.cpu2.icache.overall_accesses::cpu2.inst 165532 # number of overall (read+write) accesses 555system.cpu2.icache.overall_accesses::total 165532 # number of overall (read+write) accesses 556system.cpu2.icache.ReadReq_miss_rate::cpu2.inst 0.002211 # miss rate for ReadReq accesses 557system.cpu2.icache.ReadReq_miss_rate::total 0.002211 # miss rate for ReadReq accesses 558system.cpu2.icache.demand_miss_rate::cpu2.inst 0.002211 # miss rate for demand accesses 559system.cpu2.icache.demand_miss_rate::total 0.002211 # miss rate for demand accesses 560system.cpu2.icache.overall_miss_rate::cpu2.inst 0.002211 # miss rate for overall accesses 561system.cpu2.icache.overall_miss_rate::total 0.002211 # miss rate for overall accesses 562system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 15433.060109 # average ReadReq miss latency 563system.cpu2.icache.ReadReq_avg_miss_latency::total 15433.060109 # average ReadReq miss latency 564system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 15433.060109 # average overall miss latency 565system.cpu2.icache.demand_avg_miss_latency::total 15433.060109 # average overall miss latency 566system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 15433.060109 # average overall miss latency 567system.cpu2.icache.overall_avg_miss_latency::total 15433.060109 # average overall miss latency 568system.cpu2.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 569system.cpu2.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 570system.cpu2.icache.blocked::no_mshrs 0 # number of cycles access was blocked 571system.cpu2.icache.blocked::no_targets 0 # number of cycles access was blocked 572system.cpu2.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 573system.cpu2.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 574system.cpu2.icache.fast_writes 0 # number of fast writes performed 575system.cpu2.icache.cache_copies 0 # number of cache copies performed 576system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst 366 # number of ReadReq MSHR misses 577system.cpu2.icache.ReadReq_mshr_misses::total 366 # number of ReadReq MSHR misses 578system.cpu2.icache.demand_mshr_misses::cpu2.inst 366 # number of demand (read+write) MSHR misses 579system.cpu2.icache.demand_mshr_misses::total 366 # number of demand (read+write) MSHR misses 580system.cpu2.icache.overall_mshr_misses::cpu2.inst 366 # number of overall MSHR misses 581system.cpu2.icache.overall_mshr_misses::total 366 # number of overall MSHR misses 582system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst 4550500 # number of ReadReq MSHR miss cycles 583system.cpu2.icache.ReadReq_mshr_miss_latency::total 4550500 # number of ReadReq MSHR miss cycles 584system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst 4550500 # number of demand (read+write) MSHR miss cycles 585system.cpu2.icache.demand_mshr_miss_latency::total 4550500 # number of demand (read+write) MSHR miss cycles 586system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst 4550500 # number of overall MSHR miss cycles 587system.cpu2.icache.overall_mshr_miss_latency::total 4550500 # number of overall MSHR miss cycles 588system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.002211 # mshr miss rate for ReadReq accesses 589system.cpu2.icache.ReadReq_mshr_miss_rate::total 0.002211 # mshr miss rate for ReadReq accesses 590system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst 0.002211 # mshr miss rate for demand accesses 591system.cpu2.icache.demand_mshr_miss_rate::total 0.002211 # mshr miss rate for demand accesses 592system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst 0.002211 # mshr miss rate for overall accesses 593system.cpu2.icache.overall_mshr_miss_rate::total 0.002211 # mshr miss rate for overall accesses 594system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 12433.060109 # average ReadReq mshr miss latency 595system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 12433.060109 # average ReadReq mshr miss latency 596system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 12433.060109 # average overall mshr miss latency 597system.cpu2.icache.demand_avg_mshr_miss_latency::total 12433.060109 # average overall mshr miss latency 598system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 12433.060109 # average overall mshr miss latency 599system.cpu2.icache.overall_avg_mshr_miss_latency::total 12433.060109 # average overall mshr miss latency 600system.cpu2.icache.no_allocate_misses 0 # Number of misses that were no-allocate 601system.cpu2.dcache.replacements 2 # number of replacements 602system.cpu2.dcache.tagsinuse 24.943438 # Cycle average of tags in use 603system.cpu2.dcache.total_refs 34578 # Total number of references to valid blocks. 604system.cpu2.dcache.sampled_refs 31 # Sample count of references to valid blocks. 605system.cpu2.dcache.avg_refs 1115.419355 # Average number of references to valid blocks. 606system.cpu2.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 607system.cpu2.dcache.occ_blocks::cpu2.data 24.943438 # Average occupied blocks per requestor 608system.cpu2.dcache.occ_percent::cpu2.data 0.048718 # Average percentage of cache occupancy 609system.cpu2.dcache.occ_percent::total 0.048718 # Average percentage of cache occupancy 610system.cpu2.dcache.ReadReq_hits::cpu2.data 41688 # number of ReadReq hits 611system.cpu2.dcache.ReadReq_hits::total 41688 # number of ReadReq hits 612system.cpu2.dcache.WriteReq_hits::cpu2.data 15916 # number of WriteReq hits 613system.cpu2.dcache.WriteReq_hits::total 15916 # number of WriteReq hits 614system.cpu2.dcache.SwapReq_hits::cpu2.data 11 # number of SwapReq hits 615system.cpu2.dcache.SwapReq_hits::total 11 # number of SwapReq hits 616system.cpu2.dcache.demand_hits::cpu2.data 57604 # number of demand (read+write) hits 617system.cpu2.dcache.demand_hits::total 57604 # number of demand (read+write) hits 618system.cpu2.dcache.overall_hits::cpu2.data 57604 # number of overall hits 619system.cpu2.dcache.overall_hits::total 57604 # number of overall hits 620system.cpu2.dcache.ReadReq_misses::cpu2.data 156 # number of ReadReq misses 621system.cpu2.dcache.ReadReq_misses::total 156 # number of ReadReq misses 622system.cpu2.dcache.WriteReq_misses::cpu2.data 109 # number of WriteReq misses 623system.cpu2.dcache.WriteReq_misses::total 109 # number of WriteReq misses 624system.cpu2.dcache.SwapReq_misses::cpu2.data 51 # number of SwapReq misses 625system.cpu2.dcache.SwapReq_misses::total 51 # number of SwapReq misses 626system.cpu2.dcache.demand_misses::cpu2.data 265 # number of demand (read+write) misses 627system.cpu2.dcache.demand_misses::total 265 # number of demand (read+write) misses 628system.cpu2.dcache.overall_misses::cpu2.data 265 # number of overall misses 629system.cpu2.dcache.overall_misses::total 265 # number of overall misses 630system.cpu2.dcache.ReadReq_miss_latency::cpu2.data 2527000 # number of ReadReq miss cycles 631system.cpu2.dcache.ReadReq_miss_latency::total 2527000 # number of ReadReq miss cycles 632system.cpu2.dcache.WriteReq_miss_latency::cpu2.data 2084000 # number of WriteReq miss cycles 633system.cpu2.dcache.WriteReq_miss_latency::total 2084000 # number of WriteReq miss cycles 634system.cpu2.dcache.SwapReq_miss_latency::cpu2.data 305000 # number of SwapReq miss cycles 635system.cpu2.dcache.SwapReq_miss_latency::total 305000 # number of SwapReq miss cycles 636system.cpu2.dcache.demand_miss_latency::cpu2.data 4611000 # number of demand (read+write) miss cycles 637system.cpu2.dcache.demand_miss_latency::total 4611000 # number of demand (read+write) miss cycles 638system.cpu2.dcache.overall_miss_latency::cpu2.data 4611000 # number of overall miss cycles 639system.cpu2.dcache.overall_miss_latency::total 4611000 # number of overall miss cycles 640system.cpu2.dcache.ReadReq_accesses::cpu2.data 41844 # number of ReadReq accesses(hits+misses) 641system.cpu2.dcache.ReadReq_accesses::total 41844 # number of ReadReq accesses(hits+misses) 642system.cpu2.dcache.WriteReq_accesses::cpu2.data 16025 # number of WriteReq accesses(hits+misses) 643system.cpu2.dcache.WriteReq_accesses::total 16025 # number of WriteReq accesses(hits+misses) 644system.cpu2.dcache.SwapReq_accesses::cpu2.data 62 # number of SwapReq accesses(hits+misses) 645system.cpu2.dcache.SwapReq_accesses::total 62 # number of SwapReq accesses(hits+misses) 646system.cpu2.dcache.demand_accesses::cpu2.data 57869 # number of demand (read+write) accesses 647system.cpu2.dcache.demand_accesses::total 57869 # number of demand (read+write) accesses 648system.cpu2.dcache.overall_accesses::cpu2.data 57869 # number of overall (read+write) accesses 649system.cpu2.dcache.overall_accesses::total 57869 # number of overall (read+write) accesses 650system.cpu2.dcache.ReadReq_miss_rate::cpu2.data 0.003728 # miss rate for ReadReq accesses 651system.cpu2.dcache.ReadReq_miss_rate::total 0.003728 # miss rate for ReadReq accesses 652system.cpu2.dcache.WriteReq_miss_rate::cpu2.data 0.006802 # miss rate for WriteReq accesses 653system.cpu2.dcache.WriteReq_miss_rate::total 0.006802 # miss rate for WriteReq accesses 654system.cpu2.dcache.SwapReq_miss_rate::cpu2.data 0.822581 # miss rate for SwapReq accesses 655system.cpu2.dcache.SwapReq_miss_rate::total 0.822581 # miss rate for SwapReq accesses 656system.cpu2.dcache.demand_miss_rate::cpu2.data 0.004579 # miss rate for demand accesses 657system.cpu2.dcache.demand_miss_rate::total 0.004579 # miss rate for demand accesses 658system.cpu2.dcache.overall_miss_rate::cpu2.data 0.004579 # miss rate for overall accesses 659system.cpu2.dcache.overall_miss_rate::total 0.004579 # miss rate for overall accesses 660system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 16198.717949 # average ReadReq miss latency 661system.cpu2.dcache.ReadReq_avg_miss_latency::total 16198.717949 # average ReadReq miss latency 662system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 19119.266055 # average WriteReq miss latency 663system.cpu2.dcache.WriteReq_avg_miss_latency::total 19119.266055 # average WriteReq miss latency 664system.cpu2.dcache.SwapReq_avg_miss_latency::cpu2.data 5980.392157 # average SwapReq miss latency 665system.cpu2.dcache.SwapReq_avg_miss_latency::total 5980.392157 # average SwapReq miss latency 666system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 17400 # average overall miss latency 667system.cpu2.dcache.demand_avg_miss_latency::total 17400 # average overall miss latency 668system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 17400 # average overall miss latency 669system.cpu2.dcache.overall_avg_miss_latency::total 17400 # average overall miss latency 670system.cpu2.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 671system.cpu2.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 672system.cpu2.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 673system.cpu2.dcache.blocked::no_targets 0 # number of cycles access was blocked 674system.cpu2.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 675system.cpu2.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 676system.cpu2.dcache.fast_writes 0 # number of fast writes performed 677system.cpu2.dcache.cache_copies 0 # number of cache copies performed 678system.cpu2.dcache.writebacks::writebacks 1 # number of writebacks 679system.cpu2.dcache.writebacks::total 1 # number of writebacks 680system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data 156 # number of ReadReq MSHR misses 681system.cpu2.dcache.ReadReq_mshr_misses::total 156 # number of ReadReq MSHR misses 682system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data 109 # number of WriteReq MSHR misses 683system.cpu2.dcache.WriteReq_mshr_misses::total 109 # number of WriteReq MSHR misses 684system.cpu2.dcache.SwapReq_mshr_misses::cpu2.data 51 # number of SwapReq MSHR misses 685system.cpu2.dcache.SwapReq_mshr_misses::total 51 # number of SwapReq MSHR misses 686system.cpu2.dcache.demand_mshr_misses::cpu2.data 265 # number of demand (read+write) MSHR misses 687system.cpu2.dcache.demand_mshr_misses::total 265 # number of demand (read+write) MSHR misses 688system.cpu2.dcache.overall_mshr_misses::cpu2.data 265 # number of overall MSHR misses 689system.cpu2.dcache.overall_mshr_misses::total 265 # number of overall MSHR misses 690system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data 2059000 # number of ReadReq MSHR miss cycles 691system.cpu2.dcache.ReadReq_mshr_miss_latency::total 2059000 # number of ReadReq MSHR miss cycles 692system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data 1757000 # number of WriteReq MSHR miss cycles 693system.cpu2.dcache.WriteReq_mshr_miss_latency::total 1757000 # number of WriteReq MSHR miss cycles 694system.cpu2.dcache.SwapReq_mshr_miss_latency::cpu2.data 152000 # number of SwapReq MSHR miss cycles 695system.cpu2.dcache.SwapReq_mshr_miss_latency::total 152000 # number of SwapReq MSHR miss cycles 696system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data 3816000 # number of demand (read+write) MSHR miss cycles 697system.cpu2.dcache.demand_mshr_miss_latency::total 3816000 # number of demand (read+write) MSHR miss cycles 698system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data 3816000 # number of overall MSHR miss cycles 699system.cpu2.dcache.overall_mshr_miss_latency::total 3816000 # number of overall MSHR miss cycles 700system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.003728 # mshr miss rate for ReadReq accesses 701system.cpu2.dcache.ReadReq_mshr_miss_rate::total 0.003728 # mshr miss rate for ReadReq accesses 702system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.006802 # mshr miss rate for WriteReq accesses 703system.cpu2.dcache.WriteReq_mshr_miss_rate::total 0.006802 # mshr miss rate for WriteReq accesses 704system.cpu2.dcache.SwapReq_mshr_miss_rate::cpu2.data 0.822581 # mshr miss rate for SwapReq accesses 705system.cpu2.dcache.SwapReq_mshr_miss_rate::total 0.822581 # mshr miss rate for SwapReq accesses 706system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data 0.004579 # mshr miss rate for demand accesses 707system.cpu2.dcache.demand_mshr_miss_rate::total 0.004579 # mshr miss rate for demand accesses 708system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data 0.004579 # mshr miss rate for overall accesses 709system.cpu2.dcache.overall_mshr_miss_rate::total 0.004579 # mshr miss rate for overall accesses 710system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 13198.717949 # average ReadReq mshr miss latency 711system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13198.717949 # average ReadReq mshr miss latency 712system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 16119.266055 # average WriteReq mshr miss latency 713system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 16119.266055 # average WriteReq mshr miss latency 714system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::cpu2.data 2980.392157 # average SwapReq mshr miss latency 715system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 2980.392157 # average SwapReq mshr miss latency 716system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 14400 # average overall mshr miss latency 717system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14400 # average overall mshr miss latency 718system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 14400 # average overall mshr miss latency 719system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14400 # average overall mshr miss latency 720system.cpu2.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 721system.cpu3.numCycles 524596 # number of cpu cycles simulated 722system.cpu3.numWorkItemsStarted 0 # number of work items this cpu started 723system.cpu3.numWorkItemsCompleted 0 # number of work items this cpu completed 724system.cpu3.committedInsts 166130 # Number of instructions committed 725system.cpu3.committedOps 166130 # Number of ops (including micro ops) committed 726system.cpu3.num_int_alu_accesses 112098 # Number of integer alu accesses 727system.cpu3.num_fp_alu_accesses 0 # Number of float alu accesses 728system.cpu3.num_func_calls 637 # number of times a function call or return occured 729system.cpu3.num_conditional_control_insts 31024 # number of instructions that are conditional controls 730system.cpu3.num_int_insts 112098 # number of integer instructions 731system.cpu3.num_fp_insts 0 # number of float instructions 732system.cpu3.num_int_register_reads 286475 # number of times the integer registers were read 733system.cpu3.num_int_register_writes 109360 # number of times the integer registers were written 734system.cpu3.num_fp_register_reads 0 # number of times the floating registers were read 735system.cpu3.num_fp_register_writes 0 # number of times the floating registers were written 736system.cpu3.num_mem_refs 57243 # number of memory refs 737system.cpu3.num_load_insts 41720 # Number of load instructions 738system.cpu3.num_store_insts 15523 # Number of store instructions 739system.cpu3.num_idle_cycles 69090.001737 # Number of idle cycles 740system.cpu3.num_busy_cycles 455505.998263 # Number of busy cycles 741system.cpu3.not_idle_fraction 0.868299 # Percentage of non-idle cycles 742system.cpu3.idle_fraction 0.131701 # Percentage of idle cycles 743system.cpu3.icache.replacements 281 # number of replacements 744system.cpu3.icache.tagsinuse 67.737646 # Cycle average of tags in use 745system.cpu3.icache.total_refs 165796 # Total number of references to valid blocks. 746system.cpu3.icache.sampled_refs 367 # Sample count of references to valid blocks. 747system.cpu3.icache.avg_refs 451.760218 # Average number of references to valid blocks. 748system.cpu3.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 749system.cpu3.icache.occ_blocks::cpu3.inst 67.737646 # Average occupied blocks per requestor 750system.cpu3.icache.occ_percent::cpu3.inst 0.132300 # Average percentage of cache occupancy 751system.cpu3.icache.occ_percent::total 0.132300 # Average percentage of cache occupancy 752system.cpu3.icache.ReadReq_hits::cpu3.inst 165796 # number of ReadReq hits 753system.cpu3.icache.ReadReq_hits::total 165796 # number of ReadReq hits 754system.cpu3.icache.demand_hits::cpu3.inst 165796 # number of demand (read+write) hits 755system.cpu3.icache.demand_hits::total 165796 # number of demand (read+write) hits 756system.cpu3.icache.overall_hits::cpu3.inst 165796 # number of overall hits 757system.cpu3.icache.overall_hits::total 165796 # number of overall hits 758system.cpu3.icache.ReadReq_misses::cpu3.inst 367 # number of ReadReq misses 759system.cpu3.icache.ReadReq_misses::total 367 # number of ReadReq misses 760system.cpu3.icache.demand_misses::cpu3.inst 367 # number of demand (read+write) misses 761system.cpu3.icache.demand_misses::total 367 # number of demand (read+write) misses 762system.cpu3.icache.overall_misses::cpu3.inst 367 # number of overall misses 763system.cpu3.icache.overall_misses::total 367 # number of overall misses 764system.cpu3.icache.ReadReq_miss_latency::cpu3.inst 5531500 # number of ReadReq miss cycles 765system.cpu3.icache.ReadReq_miss_latency::total 5531500 # number of ReadReq miss cycles 766system.cpu3.icache.demand_miss_latency::cpu3.inst 5531500 # number of demand (read+write) miss cycles 767system.cpu3.icache.demand_miss_latency::total 5531500 # number of demand (read+write) miss cycles 768system.cpu3.icache.overall_miss_latency::cpu3.inst 5531500 # number of overall miss cycles 769system.cpu3.icache.overall_miss_latency::total 5531500 # number of overall miss cycles 770system.cpu3.icache.ReadReq_accesses::cpu3.inst 166163 # number of ReadReq accesses(hits+misses) 771system.cpu3.icache.ReadReq_accesses::total 166163 # number of ReadReq accesses(hits+misses) 772system.cpu3.icache.demand_accesses::cpu3.inst 166163 # number of demand (read+write) accesses 773system.cpu3.icache.demand_accesses::total 166163 # number of demand (read+write) accesses 774system.cpu3.icache.overall_accesses::cpu3.inst 166163 # number of overall (read+write) accesses 775system.cpu3.icache.overall_accesses::total 166163 # number of overall (read+write) accesses 776system.cpu3.icache.ReadReq_miss_rate::cpu3.inst 0.002209 # miss rate for ReadReq accesses 777system.cpu3.icache.ReadReq_miss_rate::total 0.002209 # miss rate for ReadReq accesses 778system.cpu3.icache.demand_miss_rate::cpu3.inst 0.002209 # miss rate for demand accesses 779system.cpu3.icache.demand_miss_rate::total 0.002209 # miss rate for demand accesses 780system.cpu3.icache.overall_miss_rate::cpu3.inst 0.002209 # miss rate for overall accesses 781system.cpu3.icache.overall_miss_rate::total 0.002209 # miss rate for overall accesses 782system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 15072.207084 # average ReadReq miss latency 783system.cpu3.icache.ReadReq_avg_miss_latency::total 15072.207084 # average ReadReq miss latency 784system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 15072.207084 # average overall miss latency 785system.cpu3.icache.demand_avg_miss_latency::total 15072.207084 # average overall miss latency 786system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 15072.207084 # average overall miss latency 787system.cpu3.icache.overall_avg_miss_latency::total 15072.207084 # average overall miss latency 788system.cpu3.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 789system.cpu3.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 790system.cpu3.icache.blocked::no_mshrs 0 # number of cycles access was blocked 791system.cpu3.icache.blocked::no_targets 0 # number of cycles access was blocked 792system.cpu3.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 793system.cpu3.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 794system.cpu3.icache.fast_writes 0 # number of fast writes performed 795system.cpu3.icache.cache_copies 0 # number of cache copies performed 796system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst 367 # number of ReadReq MSHR misses 797system.cpu3.icache.ReadReq_mshr_misses::total 367 # number of ReadReq MSHR misses 798system.cpu3.icache.demand_mshr_misses::cpu3.inst 367 # number of demand (read+write) MSHR misses 799system.cpu3.icache.demand_mshr_misses::total 367 # number of demand (read+write) MSHR misses 800system.cpu3.icache.overall_mshr_misses::cpu3.inst 367 # number of overall MSHR misses 801system.cpu3.icache.overall_mshr_misses::total 367 # number of overall MSHR misses 802system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst 4430500 # number of ReadReq MSHR miss cycles 803system.cpu3.icache.ReadReq_mshr_miss_latency::total 4430500 # number of ReadReq MSHR miss cycles 804system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst 4430500 # number of demand (read+write) MSHR miss cycles 805system.cpu3.icache.demand_mshr_miss_latency::total 4430500 # number of demand (read+write) MSHR miss cycles 806system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst 4430500 # number of overall MSHR miss cycles 807system.cpu3.icache.overall_mshr_miss_latency::total 4430500 # number of overall MSHR miss cycles 808system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst 0.002209 # mshr miss rate for ReadReq accesses 809system.cpu3.icache.ReadReq_mshr_miss_rate::total 0.002209 # mshr miss rate for ReadReq accesses 810system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst 0.002209 # mshr miss rate for demand accesses 811system.cpu3.icache.demand_mshr_miss_rate::total 0.002209 # mshr miss rate for demand accesses 812system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst 0.002209 # mshr miss rate for overall accesses 813system.cpu3.icache.overall_mshr_miss_rate::total 0.002209 # mshr miss rate for overall accesses 814system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 12072.207084 # average ReadReq mshr miss latency 815system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12072.207084 # average ReadReq mshr miss latency 816system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 12072.207084 # average overall mshr miss latency 817system.cpu3.icache.demand_avg_mshr_miss_latency::total 12072.207084 # average overall mshr miss latency 818system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 12072.207084 # average overall mshr miss latency 819system.cpu3.icache.overall_avg_mshr_miss_latency::total 12072.207084 # average overall mshr miss latency 820system.cpu3.icache.no_allocate_misses 0 # Number of misses that were no-allocate 821system.cpu3.dcache.replacements 2 # number of replacements 822system.cpu3.dcache.tagsinuse 25.684916 # Cycle average of tags in use 823system.cpu3.dcache.total_refs 33474 # Total number of references to valid blocks. 824system.cpu3.dcache.sampled_refs 32 # Sample count of references to valid blocks. 825system.cpu3.dcache.avg_refs 1046.062500 # Average number of references to valid blocks. 826system.cpu3.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 827system.cpu3.dcache.occ_blocks::cpu3.data 25.684916 # Average occupied blocks per requestor 828system.cpu3.dcache.occ_percent::cpu3.data 0.050166 # Average percentage of cache occupancy 829system.cpu3.dcache.occ_percent::total 0.050166 # Average percentage of cache occupancy 830system.cpu3.dcache.ReadReq_hits::cpu3.data 41555 # number of ReadReq hits 831system.cpu3.dcache.ReadReq_hits::total 41555 # number of ReadReq hits 832system.cpu3.dcache.WriteReq_hits::cpu3.data 15348 # number of WriteReq hits 833system.cpu3.dcache.WriteReq_hits::total 15348 # number of WriteReq hits 834system.cpu3.dcache.SwapReq_hits::cpu3.data 11 # number of SwapReq hits 835system.cpu3.dcache.SwapReq_hits::total 11 # number of SwapReq hits 836system.cpu3.dcache.demand_hits::cpu3.data 56903 # number of demand (read+write) hits 837system.cpu3.dcache.demand_hits::total 56903 # number of demand (read+write) hits 838system.cpu3.dcache.overall_hits::cpu3.data 56903 # number of overall hits 839system.cpu3.dcache.overall_hits::total 56903 # number of overall hits 840system.cpu3.dcache.ReadReq_misses::cpu3.data 157 # number of ReadReq misses 841system.cpu3.dcache.ReadReq_misses::total 157 # number of ReadReq misses 842system.cpu3.dcache.WriteReq_misses::cpu3.data 108 # number of WriteReq misses 843system.cpu3.dcache.WriteReq_misses::total 108 # number of WriteReq misses 844system.cpu3.dcache.SwapReq_misses::cpu3.data 54 # number of SwapReq misses 845system.cpu3.dcache.SwapReq_misses::total 54 # number of SwapReq misses 846system.cpu3.dcache.demand_misses::cpu3.data 265 # number of demand (read+write) misses 847system.cpu3.dcache.demand_misses::total 265 # number of demand (read+write) misses 848system.cpu3.dcache.overall_misses::cpu3.data 265 # number of overall misses 849system.cpu3.dcache.overall_misses::total 265 # number of overall misses 850system.cpu3.dcache.ReadReq_miss_latency::cpu3.data 2569000 # number of ReadReq miss cycles 851system.cpu3.dcache.ReadReq_miss_latency::total 2569000 # number of ReadReq miss cycles 852system.cpu3.dcache.WriteReq_miss_latency::cpu3.data 2080000 # number of WriteReq miss cycles 853system.cpu3.dcache.WriteReq_miss_latency::total 2080000 # number of WriteReq miss cycles 854system.cpu3.dcache.SwapReq_miss_latency::cpu3.data 326000 # number of SwapReq miss cycles 855system.cpu3.dcache.SwapReq_miss_latency::total 326000 # number of SwapReq miss cycles 856system.cpu3.dcache.demand_miss_latency::cpu3.data 4649000 # number of demand (read+write) miss cycles 857system.cpu3.dcache.demand_miss_latency::total 4649000 # number of demand (read+write) miss cycles 858system.cpu3.dcache.overall_miss_latency::cpu3.data 4649000 # number of overall miss cycles 859system.cpu3.dcache.overall_miss_latency::total 4649000 # number of overall miss cycles 860system.cpu3.dcache.ReadReq_accesses::cpu3.data 41712 # number of ReadReq accesses(hits+misses) 861system.cpu3.dcache.ReadReq_accesses::total 41712 # number of ReadReq accesses(hits+misses) 862system.cpu3.dcache.WriteReq_accesses::cpu3.data 15456 # number of WriteReq accesses(hits+misses) 863system.cpu3.dcache.WriteReq_accesses::total 15456 # number of WriteReq accesses(hits+misses) 864system.cpu3.dcache.SwapReq_accesses::cpu3.data 65 # number of SwapReq accesses(hits+misses) 865system.cpu3.dcache.SwapReq_accesses::total 65 # number of SwapReq accesses(hits+misses) 866system.cpu3.dcache.demand_accesses::cpu3.data 57168 # number of demand (read+write) accesses 867system.cpu3.dcache.demand_accesses::total 57168 # number of demand (read+write) accesses 868system.cpu3.dcache.overall_accesses::cpu3.data 57168 # number of overall (read+write) accesses 869system.cpu3.dcache.overall_accesses::total 57168 # number of overall (read+write) accesses 870system.cpu3.dcache.ReadReq_miss_rate::cpu3.data 0.003764 # miss rate for ReadReq accesses 871system.cpu3.dcache.ReadReq_miss_rate::total 0.003764 # miss rate for ReadReq accesses 872system.cpu3.dcache.WriteReq_miss_rate::cpu3.data 0.006988 # miss rate for WriteReq accesses 873system.cpu3.dcache.WriteReq_miss_rate::total 0.006988 # miss rate for WriteReq accesses 874system.cpu3.dcache.SwapReq_miss_rate::cpu3.data 0.830769 # miss rate for SwapReq accesses 875system.cpu3.dcache.SwapReq_miss_rate::total 0.830769 # miss rate for SwapReq accesses 876system.cpu3.dcache.demand_miss_rate::cpu3.data 0.004635 # miss rate for demand accesses 877system.cpu3.dcache.demand_miss_rate::total 0.004635 # miss rate for demand accesses 878system.cpu3.dcache.overall_miss_rate::cpu3.data 0.004635 # miss rate for overall accesses 879system.cpu3.dcache.overall_miss_rate::total 0.004635 # miss rate for overall accesses 880system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 16363.057325 # average ReadReq miss latency 881system.cpu3.dcache.ReadReq_avg_miss_latency::total 16363.057325 # average ReadReq miss latency 882system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 19259.259259 # average WriteReq miss latency 883system.cpu3.dcache.WriteReq_avg_miss_latency::total 19259.259259 # average WriteReq miss latency 884system.cpu3.dcache.SwapReq_avg_miss_latency::cpu3.data 6037.037037 # average SwapReq miss latency 885system.cpu3.dcache.SwapReq_avg_miss_latency::total 6037.037037 # average SwapReq miss latency 886system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 17543.396226 # average overall miss latency 887system.cpu3.dcache.demand_avg_miss_latency::total 17543.396226 # average overall miss latency 888system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 17543.396226 # average overall miss latency 889system.cpu3.dcache.overall_avg_miss_latency::total 17543.396226 # average overall miss latency 890system.cpu3.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 891system.cpu3.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 892system.cpu3.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 893system.cpu3.dcache.blocked::no_targets 0 # number of cycles access was blocked 894system.cpu3.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 895system.cpu3.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 896system.cpu3.dcache.fast_writes 0 # number of fast writes performed 897system.cpu3.dcache.cache_copies 0 # number of cache copies performed 898system.cpu3.dcache.writebacks::writebacks 1 # number of writebacks 899system.cpu3.dcache.writebacks::total 1 # number of writebacks 900system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data 157 # number of ReadReq MSHR misses 901system.cpu3.dcache.ReadReq_mshr_misses::total 157 # number of ReadReq MSHR misses 902system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data 108 # number of WriteReq MSHR misses 903system.cpu3.dcache.WriteReq_mshr_misses::total 108 # number of WriteReq MSHR misses 904system.cpu3.dcache.SwapReq_mshr_misses::cpu3.data 54 # number of SwapReq MSHR misses 905system.cpu3.dcache.SwapReq_mshr_misses::total 54 # number of SwapReq MSHR misses 906system.cpu3.dcache.demand_mshr_misses::cpu3.data 265 # number of demand (read+write) MSHR misses 907system.cpu3.dcache.demand_mshr_misses::total 265 # number of demand (read+write) MSHR misses 908system.cpu3.dcache.overall_mshr_misses::cpu3.data 265 # number of overall MSHR misses 909system.cpu3.dcache.overall_mshr_misses::total 265 # number of overall MSHR misses 910system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data 2098000 # number of ReadReq MSHR miss cycles 911system.cpu3.dcache.ReadReq_mshr_miss_latency::total 2098000 # number of ReadReq MSHR miss cycles 912system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data 1756000 # number of WriteReq MSHR miss cycles 913system.cpu3.dcache.WriteReq_mshr_miss_latency::total 1756000 # number of WriteReq MSHR miss cycles 914system.cpu3.dcache.SwapReq_mshr_miss_latency::cpu3.data 164000 # number of SwapReq MSHR miss cycles 915system.cpu3.dcache.SwapReq_mshr_miss_latency::total 164000 # number of SwapReq MSHR miss cycles 916system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data 3854000 # number of demand (read+write) MSHR miss cycles 917system.cpu3.dcache.demand_mshr_miss_latency::total 3854000 # number of demand (read+write) MSHR miss cycles 918system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data 3854000 # number of overall MSHR miss cycles 919system.cpu3.dcache.overall_mshr_miss_latency::total 3854000 # number of overall MSHR miss cycles 920system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data 0.003764 # mshr miss rate for ReadReq accesses 921system.cpu3.dcache.ReadReq_mshr_miss_rate::total 0.003764 # mshr miss rate for ReadReq accesses 922system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data 0.006988 # mshr miss rate for WriteReq accesses 923system.cpu3.dcache.WriteReq_mshr_miss_rate::total 0.006988 # mshr miss rate for WriteReq accesses 924system.cpu3.dcache.SwapReq_mshr_miss_rate::cpu3.data 0.830769 # mshr miss rate for SwapReq accesses 925system.cpu3.dcache.SwapReq_mshr_miss_rate::total 0.830769 # mshr miss rate for SwapReq accesses 926system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data 0.004635 # mshr miss rate for demand accesses 927system.cpu3.dcache.demand_mshr_miss_rate::total 0.004635 # mshr miss rate for demand accesses 928system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data 0.004635 # mshr miss rate for overall accesses 929system.cpu3.dcache.overall_mshr_miss_rate::total 0.004635 # mshr miss rate for overall accesses 930system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 13363.057325 # average ReadReq mshr miss latency 931system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 13363.057325 # average ReadReq mshr miss latency 932system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 16259.259259 # average WriteReq mshr miss latency 933system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 16259.259259 # average WriteReq mshr miss latency 934system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::cpu3.data 3037.037037 # average SwapReq mshr miss latency 935system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 3037.037037 # average SwapReq mshr miss latency 936system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 14543.396226 # average overall mshr miss latency 937system.cpu3.dcache.demand_avg_mshr_miss_latency::total 14543.396226 # average overall mshr miss latency 938system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 14543.396226 # average overall mshr miss latency 939system.cpu3.dcache.overall_avg_mshr_miss_latency::total 14543.396226 # average overall mshr miss latency 940system.cpu3.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 941system.l2c.replacements 0 # number of replacements 942system.l2c.tagsinuse 353.886259 # Cycle average of tags in use 943system.l2c.total_refs 1223 # Total number of references to valid blocks. 944system.l2c.sampled_refs 434 # Sample count of references to valid blocks. 945system.l2c.avg_refs 2.817972 # Average number of references to valid blocks. 946system.l2c.warmup_cycle 0 # Cycle when the warmup percentage was hit. 947system.l2c.occ_blocks::writebacks 5.597896 # Average occupied blocks per requestor 948system.l2c.occ_blocks::cpu0.inst 231.859183 # Average occupied blocks per requestor 949system.l2c.occ_blocks::cpu0.data 54.220360 # Average occupied blocks per requestor 950system.l2c.occ_blocks::cpu1.inst 51.601293 # Average occupied blocks per requestor 951system.l2c.occ_blocks::cpu1.data 6.129067 # Average occupied blocks per requestor 952system.l2c.occ_blocks::cpu2.inst 1.914986 # Average occupied blocks per requestor 953system.l2c.occ_blocks::cpu2.data 0.831600 # Average occupied blocks per requestor 954system.l2c.occ_blocks::cpu3.inst 0.887228 # Average occupied blocks per requestor 955system.l2c.occ_blocks::cpu3.data 0.844646 # Average occupied blocks per requestor 956system.l2c.occ_percent::writebacks 0.000085 # Average percentage of cache occupancy 957system.l2c.occ_percent::cpu0.inst 0.003538 # Average percentage of cache occupancy 958system.l2c.occ_percent::cpu0.data 0.000827 # Average percentage of cache occupancy 959system.l2c.occ_percent::cpu1.inst 0.000787 # Average percentage of cache occupancy 960system.l2c.occ_percent::cpu1.data 0.000094 # Average percentage of cache occupancy 961system.l2c.occ_percent::cpu2.inst 0.000029 # Average percentage of cache occupancy 962system.l2c.occ_percent::cpu2.data 0.000013 # Average percentage of cache occupancy 963system.l2c.occ_percent::cpu3.inst 0.000014 # Average percentage of cache occupancy 964system.l2c.occ_percent::cpu3.data 0.000013 # Average percentage of cache occupancy 965system.l2c.occ_percent::total 0.005400 # Average percentage of cache occupancy 966system.l2c.ReadReq_hits::cpu0.inst 182 # number of ReadReq hits 967system.l2c.ReadReq_hits::cpu0.data 5 # number of ReadReq hits 968system.l2c.ReadReq_hits::cpu1.inst 300 # number of ReadReq hits 969system.l2c.ReadReq_hits::cpu1.data 5 # number of ReadReq hits 970system.l2c.ReadReq_hits::cpu2.inst 354 # number of ReadReq hits 971system.l2c.ReadReq_hits::cpu2.data 11 # number of ReadReq hits 972system.l2c.ReadReq_hits::cpu3.inst 358 # number of ReadReq hits 973system.l2c.ReadReq_hits::cpu3.data 11 # number of ReadReq hits 974system.l2c.ReadReq_hits::total 1226 # number of ReadReq hits 975system.l2c.Writeback_hits::writebacks 9 # number of Writeback hits 976system.l2c.Writeback_hits::total 9 # number of Writeback hits 977system.l2c.UpgradeReq_hits::cpu0.data 2 # number of UpgradeReq hits 978system.l2c.UpgradeReq_hits::total 2 # number of UpgradeReq hits 979system.l2c.demand_hits::cpu0.inst 182 # number of demand (read+write) hits 980system.l2c.demand_hits::cpu0.data 5 # number of demand (read+write) hits 981system.l2c.demand_hits::cpu1.inst 300 # number of demand (read+write) hits 982system.l2c.demand_hits::cpu1.data 5 # number of demand (read+write) hits 983system.l2c.demand_hits::cpu2.inst 354 # number of demand (read+write) hits 984system.l2c.demand_hits::cpu2.data 11 # number of demand (read+write) hits 985system.l2c.demand_hits::cpu3.inst 358 # number of demand (read+write) hits 986system.l2c.demand_hits::cpu3.data 11 # number of demand (read+write) hits 987system.l2c.demand_hits::total 1226 # number of demand (read+write) hits 988system.l2c.overall_hits::cpu0.inst 182 # number of overall hits 989system.l2c.overall_hits::cpu0.data 5 # number of overall hits 990system.l2c.overall_hits::cpu1.inst 300 # number of overall hits 991system.l2c.overall_hits::cpu1.data 5 # number of overall hits 992system.l2c.overall_hits::cpu2.inst 354 # number of overall hits 993system.l2c.overall_hits::cpu2.data 11 # number of overall hits 994system.l2c.overall_hits::cpu3.inst 358 # number of overall hits 995system.l2c.overall_hits::cpu3.data 11 # number of overall hits 996system.l2c.overall_hits::total 1226 # number of overall hits 997system.l2c.ReadReq_misses::cpu0.inst 285 # number of ReadReq misses 998system.l2c.ReadReq_misses::cpu0.data 66 # number of ReadReq misses 999system.l2c.ReadReq_misses::cpu1.inst 66 # number of ReadReq misses 1000system.l2c.ReadReq_misses::cpu1.data 8 # number of ReadReq misses 1001system.l2c.ReadReq_misses::cpu2.inst 12 # number of ReadReq misses 1002system.l2c.ReadReq_misses::cpu2.data 2 # number of ReadReq misses 1003system.l2c.ReadReq_misses::cpu3.inst 9 # number of ReadReq misses 1004system.l2c.ReadReq_misses::cpu3.data 2 # number of ReadReq misses 1005system.l2c.ReadReq_misses::total 450 # number of ReadReq misses 1006system.l2c.UpgradeReq_misses::cpu0.data 28 # number of UpgradeReq misses 1007system.l2c.UpgradeReq_misses::cpu1.data 12 # number of UpgradeReq misses 1008system.l2c.UpgradeReq_misses::cpu2.data 16 # number of UpgradeReq misses 1009system.l2c.UpgradeReq_misses::cpu3.data 16 # number of UpgradeReq misses 1010system.l2c.UpgradeReq_misses::total 72 # number of UpgradeReq misses 1011system.l2c.ReadExReq_misses::cpu0.data 99 # number of ReadExReq misses 1012system.l2c.ReadExReq_misses::cpu1.data 15 # number of ReadExReq misses 1013system.l2c.ReadExReq_misses::cpu2.data 14 # number of ReadExReq misses 1014system.l2c.ReadExReq_misses::cpu3.data 14 # number of ReadExReq misses 1015system.l2c.ReadExReq_misses::total 142 # number of ReadExReq misses 1016system.l2c.demand_misses::cpu0.inst 285 # number of demand (read+write) misses 1017system.l2c.demand_misses::cpu0.data 165 # number of demand (read+write) misses 1018system.l2c.demand_misses::cpu1.inst 66 # number of demand (read+write) misses 1019system.l2c.demand_misses::cpu1.data 23 # number of demand (read+write) misses 1020system.l2c.demand_misses::cpu2.inst 12 # number of demand (read+write) misses 1021system.l2c.demand_misses::cpu2.data 16 # number of demand (read+write) misses 1022system.l2c.demand_misses::cpu3.inst 9 # number of demand (read+write) misses 1023system.l2c.demand_misses::cpu3.data 16 # number of demand (read+write) misses 1024system.l2c.demand_misses::total 592 # number of demand (read+write) misses 1025system.l2c.overall_misses::cpu0.inst 285 # number of overall misses 1026system.l2c.overall_misses::cpu0.data 165 # number of overall misses 1027system.l2c.overall_misses::cpu1.inst 66 # number of overall misses 1028system.l2c.overall_misses::cpu1.data 23 # number of overall misses 1029system.l2c.overall_misses::cpu2.inst 12 # number of overall misses 1030system.l2c.overall_misses::cpu2.data 16 # number of overall misses 1031system.l2c.overall_misses::cpu3.inst 9 # number of overall misses 1032system.l2c.overall_misses::cpu3.data 16 # number of overall misses 1033system.l2c.overall_misses::total 592 # number of overall misses 1034system.l2c.ReadReq_miss_latency::cpu0.inst 14822000 # number of ReadReq miss cycles 1035system.l2c.ReadReq_miss_latency::cpu0.data 3432000 # number of ReadReq miss cycles 1036system.l2c.ReadReq_miss_latency::cpu1.inst 3416000 # number of ReadReq miss cycles 1037system.l2c.ReadReq_miss_latency::cpu1.data 413000 # number of ReadReq miss cycles 1038system.l2c.ReadReq_miss_latency::cpu2.inst 615000 # number of ReadReq miss cycles 1039system.l2c.ReadReq_miss_latency::cpu2.data 104000 # number of ReadReq miss cycles 1040system.l2c.ReadReq_miss_latency::cpu3.inst 429000 # number of ReadReq miss cycles 1041system.l2c.ReadReq_miss_latency::cpu3.data 99000 # number of ReadReq miss cycles 1042system.l2c.ReadReq_miss_latency::total 23330000 # number of ReadReq miss cycles 1043system.l2c.UpgradeReq_miss_latency::cpu1.data 52000 # number of UpgradeReq miss cycles 1044system.l2c.UpgradeReq_miss_latency::cpu2.data 52000 # number of UpgradeReq miss cycles 1045system.l2c.UpgradeReq_miss_latency::cpu3.data 52000 # number of UpgradeReq miss cycles 1046system.l2c.UpgradeReq_miss_latency::total 156000 # number of UpgradeReq miss cycles 1047system.l2c.ReadExReq_miss_latency::cpu0.data 5148000 # number of ReadExReq miss cycles 1048system.l2c.ReadExReq_miss_latency::cpu1.data 781000 # number of ReadExReq miss cycles 1049system.l2c.ReadExReq_miss_latency::cpu2.data 728000 # number of ReadExReq miss cycles 1050system.l2c.ReadExReq_miss_latency::cpu3.data 728000 # number of ReadExReq miss cycles 1051system.l2c.ReadExReq_miss_latency::total 7385000 # number of ReadExReq miss cycles 1052system.l2c.demand_miss_latency::cpu0.inst 14822000 # number of demand (read+write) miss cycles 1053system.l2c.demand_miss_latency::cpu0.data 8580000 # number of demand (read+write) miss cycles 1054system.l2c.demand_miss_latency::cpu1.inst 3416000 # number of demand (read+write) miss cycles 1055system.l2c.demand_miss_latency::cpu1.data 1194000 # number of demand (read+write) miss cycles 1056system.l2c.demand_miss_latency::cpu2.inst 615000 # number of demand (read+write) miss cycles 1057system.l2c.demand_miss_latency::cpu2.data 832000 # number of demand (read+write) miss cycles 1058system.l2c.demand_miss_latency::cpu3.inst 429000 # number of demand (read+write) miss cycles 1059system.l2c.demand_miss_latency::cpu3.data 827000 # number of demand (read+write) miss cycles 1060system.l2c.demand_miss_latency::total 30715000 # number of demand (read+write) miss cycles 1061system.l2c.overall_miss_latency::cpu0.inst 14822000 # number of overall miss cycles 1062system.l2c.overall_miss_latency::cpu0.data 8580000 # number of overall miss cycles 1063system.l2c.overall_miss_latency::cpu1.inst 3416000 # number of overall miss cycles 1064system.l2c.overall_miss_latency::cpu1.data 1194000 # number of overall miss cycles 1065system.l2c.overall_miss_latency::cpu2.inst 615000 # number of overall miss cycles 1066system.l2c.overall_miss_latency::cpu2.data 832000 # number of overall miss cycles 1067system.l2c.overall_miss_latency::cpu3.inst 429000 # number of overall miss cycles 1068system.l2c.overall_miss_latency::cpu3.data 827000 # number of overall miss cycles 1069system.l2c.overall_miss_latency::total 30715000 # number of overall miss cycles 1070system.l2c.ReadReq_accesses::cpu0.inst 467 # number of ReadReq accesses(hits+misses) 1071system.l2c.ReadReq_accesses::cpu0.data 71 # number of ReadReq accesses(hits+misses) 1072system.l2c.ReadReq_accesses::cpu1.inst 366 # number of ReadReq accesses(hits+misses) 1073system.l2c.ReadReq_accesses::cpu1.data 13 # number of ReadReq accesses(hits+misses) 1074system.l2c.ReadReq_accesses::cpu2.inst 366 # number of ReadReq accesses(hits+misses) 1075system.l2c.ReadReq_accesses::cpu2.data 13 # number of ReadReq accesses(hits+misses) 1076system.l2c.ReadReq_accesses::cpu3.inst 367 # number of ReadReq accesses(hits+misses) 1077system.l2c.ReadReq_accesses::cpu3.data 13 # number of ReadReq accesses(hits+misses) 1078system.l2c.ReadReq_accesses::total 1676 # number of ReadReq accesses(hits+misses) 1079system.l2c.Writeback_accesses::writebacks 9 # number of Writeback accesses(hits+misses) 1080system.l2c.Writeback_accesses::total 9 # number of Writeback accesses(hits+misses) 1081system.l2c.UpgradeReq_accesses::cpu0.data 30 # number of UpgradeReq accesses(hits+misses) 1082system.l2c.UpgradeReq_accesses::cpu1.data 12 # number of UpgradeReq accesses(hits+misses) 1083system.l2c.UpgradeReq_accesses::cpu2.data 16 # number of UpgradeReq accesses(hits+misses) 1084system.l2c.UpgradeReq_accesses::cpu3.data 16 # number of UpgradeReq accesses(hits+misses) 1085system.l2c.UpgradeReq_accesses::total 74 # number of UpgradeReq accesses(hits+misses) 1086system.l2c.ReadExReq_accesses::cpu0.data 99 # number of ReadExReq accesses(hits+misses) 1087system.l2c.ReadExReq_accesses::cpu1.data 15 # number of ReadExReq accesses(hits+misses) 1088system.l2c.ReadExReq_accesses::cpu2.data 14 # number of ReadExReq accesses(hits+misses) 1089system.l2c.ReadExReq_accesses::cpu3.data 14 # number of ReadExReq accesses(hits+misses) 1090system.l2c.ReadExReq_accesses::total 142 # number of ReadExReq accesses(hits+misses) 1091system.l2c.demand_accesses::cpu0.inst 467 # number of demand (read+write) accesses 1092system.l2c.demand_accesses::cpu0.data 170 # number of demand (read+write) accesses 1093system.l2c.demand_accesses::cpu1.inst 366 # number of demand (read+write) accesses 1094system.l2c.demand_accesses::cpu1.data 28 # number of demand (read+write) accesses 1095system.l2c.demand_accesses::cpu2.inst 366 # number of demand (read+write) accesses 1096system.l2c.demand_accesses::cpu2.data 27 # number of demand (read+write) accesses 1097system.l2c.demand_accesses::cpu3.inst 367 # number of demand (read+write) accesses 1098system.l2c.demand_accesses::cpu3.data 27 # number of demand (read+write) accesses 1099system.l2c.demand_accesses::total 1818 # number of demand (read+write) accesses 1100system.l2c.overall_accesses::cpu0.inst 467 # number of overall (read+write) accesses 1101system.l2c.overall_accesses::cpu0.data 170 # number of overall (read+write) accesses 1102system.l2c.overall_accesses::cpu1.inst 366 # number of overall (read+write) accesses 1103system.l2c.overall_accesses::cpu1.data 28 # number of overall (read+write) accesses 1104system.l2c.overall_accesses::cpu2.inst 366 # number of overall (read+write) accesses 1105system.l2c.overall_accesses::cpu2.data 27 # number of overall (read+write) accesses 1106system.l2c.overall_accesses::cpu3.inst 367 # number of overall (read+write) accesses 1107system.l2c.overall_accesses::cpu3.data 27 # number of overall (read+write) accesses 1108system.l2c.overall_accesses::total 1818 # number of overall (read+write) accesses 1109system.l2c.ReadReq_miss_rate::cpu0.inst 0.610278 # miss rate for ReadReq accesses 1110system.l2c.ReadReq_miss_rate::cpu0.data 0.929577 # miss rate for ReadReq accesses 1111system.l2c.ReadReq_miss_rate::cpu1.inst 0.180328 # miss rate for ReadReq accesses 1112system.l2c.ReadReq_miss_rate::cpu1.data 0.615385 # miss rate for ReadReq accesses 1113system.l2c.ReadReq_miss_rate::cpu2.inst 0.032787 # miss rate for ReadReq accesses 1114system.l2c.ReadReq_miss_rate::cpu2.data 0.153846 # miss rate for ReadReq accesses 1115system.l2c.ReadReq_miss_rate::cpu3.inst 0.024523 # miss rate for ReadReq accesses 1116system.l2c.ReadReq_miss_rate::cpu3.data 0.153846 # miss rate for ReadReq accesses 1117system.l2c.ReadReq_miss_rate::total 0.268496 # miss rate for ReadReq accesses 1118system.l2c.UpgradeReq_miss_rate::cpu0.data 0.933333 # miss rate for UpgradeReq accesses 1119system.l2c.UpgradeReq_miss_rate::cpu1.data 1 # miss rate for UpgradeReq accesses 1120system.l2c.UpgradeReq_miss_rate::cpu2.data 1 # miss rate for UpgradeReq accesses 1121system.l2c.UpgradeReq_miss_rate::cpu3.data 1 # miss rate for UpgradeReq accesses 1122system.l2c.UpgradeReq_miss_rate::total 0.972973 # miss rate for UpgradeReq accesses 1123system.l2c.ReadExReq_miss_rate::cpu0.data 1 # miss rate for ReadExReq accesses 1124system.l2c.ReadExReq_miss_rate::cpu1.data 1 # miss rate for ReadExReq accesses 1125system.l2c.ReadExReq_miss_rate::cpu2.data 1 # miss rate for ReadExReq accesses 1126system.l2c.ReadExReq_miss_rate::cpu3.data 1 # miss rate for ReadExReq accesses 1127system.l2c.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses 1128system.l2c.demand_miss_rate::cpu0.inst 0.610278 # miss rate for demand accesses 1129system.l2c.demand_miss_rate::cpu0.data 0.970588 # miss rate for demand accesses 1130system.l2c.demand_miss_rate::cpu1.inst 0.180328 # miss rate for demand accesses 1131system.l2c.demand_miss_rate::cpu1.data 0.821429 # miss rate for demand accesses 1132system.l2c.demand_miss_rate::cpu2.inst 0.032787 # miss rate for demand accesses 1133system.l2c.demand_miss_rate::cpu2.data 0.592593 # miss rate for demand accesses 1134system.l2c.demand_miss_rate::cpu3.inst 0.024523 # miss rate for demand accesses 1135system.l2c.demand_miss_rate::cpu3.data 0.592593 # miss rate for demand accesses 1136system.l2c.demand_miss_rate::total 0.325633 # miss rate for demand accesses 1137system.l2c.overall_miss_rate::cpu0.inst 0.610278 # miss rate for overall accesses 1138system.l2c.overall_miss_rate::cpu0.data 0.970588 # miss rate for overall accesses 1139system.l2c.overall_miss_rate::cpu1.inst 0.180328 # miss rate for overall accesses 1140system.l2c.overall_miss_rate::cpu1.data 0.821429 # miss rate for overall accesses 1141system.l2c.overall_miss_rate::cpu2.inst 0.032787 # miss rate for overall accesses 1142system.l2c.overall_miss_rate::cpu2.data 0.592593 # miss rate for overall accesses 1143system.l2c.overall_miss_rate::cpu3.inst 0.024523 # miss rate for overall accesses 1144system.l2c.overall_miss_rate::cpu3.data 0.592593 # miss rate for overall accesses 1145system.l2c.overall_miss_rate::total 0.325633 # miss rate for overall accesses 1146system.l2c.ReadReq_avg_miss_latency::cpu0.inst 52007.017544 # average ReadReq miss latency 1147system.l2c.ReadReq_avg_miss_latency::cpu0.data 52000 # average ReadReq miss latency 1148system.l2c.ReadReq_avg_miss_latency::cpu1.inst 51757.575758 # average ReadReq miss latency 1149system.l2c.ReadReq_avg_miss_latency::cpu1.data 51625 # average ReadReq miss latency 1150system.l2c.ReadReq_avg_miss_latency::cpu2.inst 51250 # average ReadReq miss latency 1151system.l2c.ReadReq_avg_miss_latency::cpu2.data 52000 # average ReadReq miss latency 1152system.l2c.ReadReq_avg_miss_latency::cpu3.inst 47666.666667 # average ReadReq miss latency 1153system.l2c.ReadReq_avg_miss_latency::cpu3.data 49500 # average ReadReq miss latency 1154system.l2c.ReadReq_avg_miss_latency::total 51844.444444 # average ReadReq miss latency 1155system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 4333.333333 # average UpgradeReq miss latency 1156system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 3250 # average UpgradeReq miss latency 1157system.l2c.UpgradeReq_avg_miss_latency::cpu3.data 3250 # average UpgradeReq miss latency 1158system.l2c.UpgradeReq_avg_miss_latency::total 2166.666667 # average UpgradeReq miss latency 1159system.l2c.ReadExReq_avg_miss_latency::cpu0.data 52000 # average ReadExReq miss latency 1160system.l2c.ReadExReq_avg_miss_latency::cpu1.data 52066.666667 # average ReadExReq miss latency 1161system.l2c.ReadExReq_avg_miss_latency::cpu2.data 52000 # average ReadExReq miss latency 1162system.l2c.ReadExReq_avg_miss_latency::cpu3.data 52000 # average ReadExReq miss latency 1163system.l2c.ReadExReq_avg_miss_latency::total 52007.042254 # average ReadExReq miss latency 1164system.l2c.demand_avg_miss_latency::cpu0.inst 52007.017544 # average overall miss latency 1165system.l2c.demand_avg_miss_latency::cpu0.data 52000 # average overall miss latency 1166system.l2c.demand_avg_miss_latency::cpu1.inst 51757.575758 # average overall miss latency 1167system.l2c.demand_avg_miss_latency::cpu1.data 51913.043478 # average overall miss latency 1168system.l2c.demand_avg_miss_latency::cpu2.inst 51250 # average overall miss latency 1169system.l2c.demand_avg_miss_latency::cpu2.data 52000 # average overall miss latency 1170system.l2c.demand_avg_miss_latency::cpu3.inst 47666.666667 # average overall miss latency 1171system.l2c.demand_avg_miss_latency::cpu3.data 51687.500000 # average overall miss latency 1172system.l2c.demand_avg_miss_latency::total 51883.445946 # average overall miss latency 1173system.l2c.overall_avg_miss_latency::cpu0.inst 52007.017544 # average overall miss latency 1174system.l2c.overall_avg_miss_latency::cpu0.data 52000 # average overall miss latency 1175system.l2c.overall_avg_miss_latency::cpu1.inst 51757.575758 # average overall miss latency 1176system.l2c.overall_avg_miss_latency::cpu1.data 51913.043478 # average overall miss latency 1177system.l2c.overall_avg_miss_latency::cpu2.inst 51250 # average overall miss latency 1178system.l2c.overall_avg_miss_latency::cpu2.data 52000 # average overall miss latency 1179system.l2c.overall_avg_miss_latency::cpu3.inst 47666.666667 # average overall miss latency 1180system.l2c.overall_avg_miss_latency::cpu3.data 51687.500000 # average overall miss latency 1181system.l2c.overall_avg_miss_latency::total 51883.445946 # average overall miss latency 1182system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 1183system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked 1184system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked 1185system.l2c.blocked::no_targets 0 # number of cycles access was blocked 1186system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 1187system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 1188system.l2c.fast_writes 0 # number of fast writes performed 1189system.l2c.cache_copies 0 # number of cache copies performed 1190system.l2c.ReadReq_mshr_hits::cpu1.inst 7 # number of ReadReq MSHR hits 1191system.l2c.ReadReq_mshr_hits::cpu1.data 1 # number of ReadReq MSHR hits 1192system.l2c.ReadReq_mshr_hits::cpu2.inst 3 # number of ReadReq MSHR hits 1193system.l2c.ReadReq_mshr_hits::cpu3.inst 8 # number of ReadReq MSHR hits 1194system.l2c.ReadReq_mshr_hits::cpu3.data 1 # number of ReadReq MSHR hits 1195system.l2c.ReadReq_mshr_hits::total 20 # number of ReadReq MSHR hits 1196system.l2c.demand_mshr_hits::cpu1.inst 7 # number of demand (read+write) MSHR hits 1197system.l2c.demand_mshr_hits::cpu1.data 1 # number of demand (read+write) MSHR hits 1198system.l2c.demand_mshr_hits::cpu2.inst 3 # number of demand (read+write) MSHR hits 1199system.l2c.demand_mshr_hits::cpu3.inst 8 # number of demand (read+write) MSHR hits 1200system.l2c.demand_mshr_hits::cpu3.data 1 # number of demand (read+write) MSHR hits 1201system.l2c.demand_mshr_hits::total 20 # number of demand (read+write) MSHR hits 1202system.l2c.overall_mshr_hits::cpu1.inst 7 # number of overall MSHR hits 1203system.l2c.overall_mshr_hits::cpu1.data 1 # number of overall MSHR hits 1204system.l2c.overall_mshr_hits::cpu2.inst 3 # number of overall MSHR hits 1205system.l2c.overall_mshr_hits::cpu3.inst 8 # number of overall MSHR hits 1206system.l2c.overall_mshr_hits::cpu3.data 1 # number of overall MSHR hits 1207system.l2c.overall_mshr_hits::total 20 # number of overall MSHR hits 1208system.l2c.ReadReq_mshr_misses::cpu0.inst 285 # number of ReadReq MSHR misses 1209system.l2c.ReadReq_mshr_misses::cpu0.data 66 # number of ReadReq MSHR misses 1210system.l2c.ReadReq_mshr_misses::cpu1.inst 59 # number of ReadReq MSHR misses 1211system.l2c.ReadReq_mshr_misses::cpu1.data 7 # number of ReadReq MSHR misses 1212system.l2c.ReadReq_mshr_misses::cpu2.inst 9 # number of ReadReq MSHR misses 1213system.l2c.ReadReq_mshr_misses::cpu2.data 2 # number of ReadReq MSHR misses 1214system.l2c.ReadReq_mshr_misses::cpu3.inst 1 # number of ReadReq MSHR misses 1215system.l2c.ReadReq_mshr_misses::cpu3.data 1 # number of ReadReq MSHR misses 1216system.l2c.ReadReq_mshr_misses::total 430 # number of ReadReq MSHR misses 1217system.l2c.UpgradeReq_mshr_misses::cpu0.data 28 # number of UpgradeReq MSHR misses 1218system.l2c.UpgradeReq_mshr_misses::cpu1.data 12 # number of UpgradeReq MSHR misses 1219system.l2c.UpgradeReq_mshr_misses::cpu2.data 16 # number of UpgradeReq MSHR misses 1220system.l2c.UpgradeReq_mshr_misses::cpu3.data 16 # number of UpgradeReq MSHR misses 1221system.l2c.UpgradeReq_mshr_misses::total 72 # number of UpgradeReq MSHR misses 1222system.l2c.ReadExReq_mshr_misses::cpu0.data 99 # number of ReadExReq MSHR misses 1223system.l2c.ReadExReq_mshr_misses::cpu1.data 15 # number of ReadExReq MSHR misses 1224system.l2c.ReadExReq_mshr_misses::cpu2.data 14 # number of ReadExReq MSHR misses 1225system.l2c.ReadExReq_mshr_misses::cpu3.data 14 # number of ReadExReq MSHR misses 1226system.l2c.ReadExReq_mshr_misses::total 142 # number of ReadExReq MSHR misses 1227system.l2c.demand_mshr_misses::cpu0.inst 285 # number of demand (read+write) MSHR misses 1228system.l2c.demand_mshr_misses::cpu0.data 165 # number of demand (read+write) MSHR misses 1229system.l2c.demand_mshr_misses::cpu1.inst 59 # number of demand (read+write) MSHR misses 1230system.l2c.demand_mshr_misses::cpu1.data 22 # number of demand (read+write) MSHR misses 1231system.l2c.demand_mshr_misses::cpu2.inst 9 # number of demand (read+write) MSHR misses 1232system.l2c.demand_mshr_misses::cpu2.data 16 # number of demand (read+write) MSHR misses 1233system.l2c.demand_mshr_misses::cpu3.inst 1 # number of demand (read+write) MSHR misses 1234system.l2c.demand_mshr_misses::cpu3.data 15 # number of demand (read+write) MSHR misses 1235system.l2c.demand_mshr_misses::total 572 # number of demand (read+write) MSHR misses 1236system.l2c.overall_mshr_misses::cpu0.inst 285 # number of overall MSHR misses 1237system.l2c.overall_mshr_misses::cpu0.data 165 # number of overall MSHR misses 1238system.l2c.overall_mshr_misses::cpu1.inst 59 # number of overall MSHR misses 1239system.l2c.overall_mshr_misses::cpu1.data 22 # number of overall MSHR misses 1240system.l2c.overall_mshr_misses::cpu2.inst 9 # number of overall MSHR misses 1241system.l2c.overall_mshr_misses::cpu2.data 16 # number of overall MSHR misses 1242system.l2c.overall_mshr_misses::cpu3.inst 1 # number of overall MSHR misses 1243system.l2c.overall_mshr_misses::cpu3.data 15 # number of overall MSHR misses 1244system.l2c.overall_mshr_misses::total 572 # number of overall MSHR misses 1245system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 11402000 # number of ReadReq MSHR miss cycles 1246system.l2c.ReadReq_mshr_miss_latency::cpu0.data 2640000 # number of ReadReq MSHR miss cycles 1247system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 2360000 # number of ReadReq MSHR miss cycles 1248system.l2c.ReadReq_mshr_miss_latency::cpu1.data 280000 # number of ReadReq MSHR miss cycles 1249system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 361000 # number of ReadReq MSHR miss cycles 1250system.l2c.ReadReq_mshr_miss_latency::cpu2.data 80000 # number of ReadReq MSHR miss cycles 1251system.l2c.ReadReq_mshr_miss_latency::cpu3.inst 40000 # number of ReadReq MSHR miss cycles 1252system.l2c.ReadReq_mshr_miss_latency::cpu3.data 40000 # number of ReadReq MSHR miss cycles 1253system.l2c.ReadReq_mshr_miss_latency::total 17203000 # number of ReadReq MSHR miss cycles 1254system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 1120000 # number of UpgradeReq MSHR miss cycles 1255system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 480000 # number of UpgradeReq MSHR miss cycles 1256system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 640000 # number of UpgradeReq MSHR miss cycles 1257system.l2c.UpgradeReq_mshr_miss_latency::cpu3.data 640000 # number of UpgradeReq MSHR miss cycles 1258system.l2c.UpgradeReq_mshr_miss_latency::total 2880000 # number of UpgradeReq MSHR miss cycles 1259system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 3960000 # number of ReadExReq MSHR miss cycles 1260system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 601000 # number of ReadExReq MSHR miss cycles 1261system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 560000 # number of ReadExReq MSHR miss cycles 1262system.l2c.ReadExReq_mshr_miss_latency::cpu3.data 560000 # number of ReadExReq MSHR miss cycles 1263system.l2c.ReadExReq_mshr_miss_latency::total 5681000 # number of ReadExReq MSHR miss cycles 1264system.l2c.demand_mshr_miss_latency::cpu0.inst 11402000 # number of demand (read+write) MSHR miss cycles 1265system.l2c.demand_mshr_miss_latency::cpu0.data 6600000 # number of demand (read+write) MSHR miss cycles 1266system.l2c.demand_mshr_miss_latency::cpu1.inst 2360000 # number of demand (read+write) MSHR miss cycles 1267system.l2c.demand_mshr_miss_latency::cpu1.data 881000 # number of demand (read+write) MSHR miss cycles 1268system.l2c.demand_mshr_miss_latency::cpu2.inst 361000 # number of demand (read+write) MSHR miss cycles 1269system.l2c.demand_mshr_miss_latency::cpu2.data 640000 # number of demand (read+write) MSHR miss cycles 1270system.l2c.demand_mshr_miss_latency::cpu3.inst 40000 # number of demand (read+write) MSHR miss cycles 1271system.l2c.demand_mshr_miss_latency::cpu3.data 600000 # number of demand (read+write) MSHR miss cycles 1272system.l2c.demand_mshr_miss_latency::total 22884000 # number of demand (read+write) MSHR miss cycles 1273system.l2c.overall_mshr_miss_latency::cpu0.inst 11402000 # number of overall MSHR miss cycles 1274system.l2c.overall_mshr_miss_latency::cpu0.data 6600000 # number of overall MSHR miss cycles 1275system.l2c.overall_mshr_miss_latency::cpu1.inst 2360000 # number of overall MSHR miss cycles 1276system.l2c.overall_mshr_miss_latency::cpu1.data 881000 # number of overall MSHR miss cycles 1277system.l2c.overall_mshr_miss_latency::cpu2.inst 361000 # number of overall MSHR miss cycles 1278system.l2c.overall_mshr_miss_latency::cpu2.data 640000 # number of overall MSHR miss cycles 1279system.l2c.overall_mshr_miss_latency::cpu3.inst 40000 # number of overall MSHR miss cycles 1280system.l2c.overall_mshr_miss_latency::cpu3.data 600000 # number of overall MSHR miss cycles 1281system.l2c.overall_mshr_miss_latency::total 22884000 # number of overall MSHR miss cycles 1282system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.610278 # mshr miss rate for ReadReq accesses 1283system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.929577 # mshr miss rate for ReadReq accesses 1284system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.161202 # mshr miss rate for ReadReq accesses 1285system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.538462 # mshr miss rate for ReadReq accesses 1286system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.024590 # mshr miss rate for ReadReq accesses 1287system.l2c.ReadReq_mshr_miss_rate::cpu2.data 0.153846 # mshr miss rate for ReadReq accesses 1288system.l2c.ReadReq_mshr_miss_rate::cpu3.inst 0.002725 # mshr miss rate for ReadReq accesses 1289system.l2c.ReadReq_mshr_miss_rate::cpu3.data 0.076923 # mshr miss rate for ReadReq accesses 1290system.l2c.ReadReq_mshr_miss_rate::total 0.256563 # mshr miss rate for ReadReq accesses 1291system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.933333 # mshr miss rate for UpgradeReq accesses 1292system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for UpgradeReq accesses 1293system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 1 # mshr miss rate for UpgradeReq accesses 1294system.l2c.UpgradeReq_mshr_miss_rate::cpu3.data 1 # mshr miss rate for UpgradeReq accesses 1295system.l2c.UpgradeReq_mshr_miss_rate::total 0.972973 # mshr miss rate for UpgradeReq accesses 1296system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 1 # mshr miss rate for ReadExReq accesses 1297system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for ReadExReq accesses 1298system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 1 # mshr miss rate for ReadExReq accesses 1299system.l2c.ReadExReq_mshr_miss_rate::cpu3.data 1 # mshr miss rate for ReadExReq accesses 1300system.l2c.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses 1301system.l2c.demand_mshr_miss_rate::cpu0.inst 0.610278 # mshr miss rate for demand accesses 1302system.l2c.demand_mshr_miss_rate::cpu0.data 0.970588 # mshr miss rate for demand accesses 1303system.l2c.demand_mshr_miss_rate::cpu1.inst 0.161202 # mshr miss rate for demand accesses 1304system.l2c.demand_mshr_miss_rate::cpu1.data 0.785714 # mshr miss rate for demand accesses 1305system.l2c.demand_mshr_miss_rate::cpu2.inst 0.024590 # mshr miss rate for demand accesses 1306system.l2c.demand_mshr_miss_rate::cpu2.data 0.592593 # mshr miss rate for demand accesses 1307system.l2c.demand_mshr_miss_rate::cpu3.inst 0.002725 # mshr miss rate for demand accesses 1308system.l2c.demand_mshr_miss_rate::cpu3.data 0.555556 # mshr miss rate for demand accesses 1309system.l2c.demand_mshr_miss_rate::total 0.314631 # mshr miss rate for demand accesses 1310system.l2c.overall_mshr_miss_rate::cpu0.inst 0.610278 # mshr miss rate for overall accesses 1311system.l2c.overall_mshr_miss_rate::cpu0.data 0.970588 # mshr miss rate for overall accesses 1312system.l2c.overall_mshr_miss_rate::cpu1.inst 0.161202 # mshr miss rate for overall accesses 1313system.l2c.overall_mshr_miss_rate::cpu1.data 0.785714 # mshr miss rate for overall accesses 1314system.l2c.overall_mshr_miss_rate::cpu2.inst 0.024590 # mshr miss rate for overall accesses 1315system.l2c.overall_mshr_miss_rate::cpu2.data 0.592593 # mshr miss rate for overall accesses 1316system.l2c.overall_mshr_miss_rate::cpu3.inst 0.002725 # mshr miss rate for overall accesses 1317system.l2c.overall_mshr_miss_rate::cpu3.data 0.555556 # mshr miss rate for overall accesses 1318system.l2c.overall_mshr_miss_rate::total 0.314631 # mshr miss rate for overall accesses 1319system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 40007.017544 # average ReadReq mshr miss latency 1320system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 40000 # average ReadReq mshr miss latency 1321system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 40000 # average ReadReq mshr miss latency 1322system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 40000 # average ReadReq mshr miss latency 1323system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 40111.111111 # average ReadReq mshr miss latency 1324system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.data 40000 # average ReadReq mshr miss latency 1325system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.inst 40000 # average ReadReq mshr miss latency 1326system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.data 40000 # average ReadReq mshr miss latency 1327system.l2c.ReadReq_avg_mshr_miss_latency::total 40006.976744 # average ReadReq mshr miss latency 1328system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 40000 # average UpgradeReq mshr miss latency 1329system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40000 # average UpgradeReq mshr miss latency 1330system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40000 # average UpgradeReq mshr miss latency 1331system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu3.data 40000 # average UpgradeReq mshr miss latency 1332system.l2c.UpgradeReq_avg_mshr_miss_latency::total 40000 # average UpgradeReq mshr miss latency 1333system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 40000 # average ReadExReq mshr miss latency 1334system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 40066.666667 # average ReadExReq mshr miss latency 1335system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 40000 # average ReadExReq mshr miss latency 1336system.l2c.ReadExReq_avg_mshr_miss_latency::cpu3.data 40000 # average ReadExReq mshr miss latency 1337system.l2c.ReadExReq_avg_mshr_miss_latency::total 40007.042254 # average ReadExReq mshr miss latency 1338system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 40007.017544 # average overall mshr miss latency 1339system.l2c.demand_avg_mshr_miss_latency::cpu0.data 40000 # average overall mshr miss latency 1340system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 40000 # average overall mshr miss latency 1341system.l2c.demand_avg_mshr_miss_latency::cpu1.data 40045.454545 # average overall mshr miss latency 1342system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 40111.111111 # average overall mshr miss latency 1343system.l2c.demand_avg_mshr_miss_latency::cpu2.data 40000 # average overall mshr miss latency 1344system.l2c.demand_avg_mshr_miss_latency::cpu3.inst 40000 # average overall mshr miss latency 1345system.l2c.demand_avg_mshr_miss_latency::cpu3.data 40000 # average overall mshr miss latency 1346system.l2c.demand_avg_mshr_miss_latency::total 40006.993007 # average overall mshr miss latency 1347system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 40007.017544 # average overall mshr miss latency 1348system.l2c.overall_avg_mshr_miss_latency::cpu0.data 40000 # average overall mshr miss latency 1349system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 40000 # average overall mshr miss latency 1350system.l2c.overall_avg_mshr_miss_latency::cpu1.data 40045.454545 # average overall mshr miss latency 1351system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 40111.111111 # average overall mshr miss latency 1352system.l2c.overall_avg_mshr_miss_latency::cpu2.data 40000 # average overall mshr miss latency 1353system.l2c.overall_avg_mshr_miss_latency::cpu3.inst 40000 # average overall mshr miss latency 1354system.l2c.overall_avg_mshr_miss_latency::cpu3.data 40000 # average overall mshr miss latency 1355system.l2c.overall_avg_mshr_miss_latency::total 40006.993007 # average overall mshr miss latency 1356system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate 1357 1358---------- End Simulation Statistics ---------- 1359