1{
2    "name": null, 
3    "sim_quantum": 0, 
4    "system": {
5        "kernel": "", 
6        "mmap_using_noreserve": false, 
7        "kernel_addr_check": true, 
8        "membus": {
9            "point_of_coherency": true, 
10            "system": "system", 
11            "response_latency": 2, 
12            "cxx_class": "CoherentXBar", 
13            "forward_latency": 4, 
14            "clk_domain": "system.clk_domain", 
15            "width": 16, 
16            "eventq_index": 0, 
17            "default_p_state": "UNDEFINED", 
18            "p_state_clk_gate_max": 1000000000000, 
19            "master": {
20                "peer": [
21                    "system.physmem.port"
22                ], 
23                "role": "MASTER"
24            }, 
25            "type": "CoherentXBar", 
26            "frontend_latency": 3, 
27            "slave": {
28                "peer": [
29                    "system.system_port", 
30                    "system.cpu.l2cache.mem_side"
31                ], 
32                "role": "SLAVE"
33            }, 
34            "p_state_clk_gate_min": 1000, 
35            "snoop_filter": {
36                "name": "snoop_filter", 
37                "system": "system", 
38                "max_capacity": 8388608, 
39                "eventq_index": 0, 
40                "cxx_class": "SnoopFilter", 
41                "path": "system.membus.snoop_filter", 
42                "type": "SnoopFilter", 
43                "lookup_latency": 1
44            }, 
45            "power_model": null, 
46            "path": "system.membus", 
47            "snoop_response_latency": 4, 
48            "name": "membus", 
49            "p_state_clk_gate_bins": 20, 
50            "use_default_range": false
51        }, 
52        "symbolfile": "", 
53        "readfile": "", 
54        "thermal_model": null, 
55        "cxx_class": "System", 
56        "work_begin_cpu_id_exit": -1, 
57        "load_offset": 0, 
58        "work_begin_exit_count": 0, 
59        "p_state_clk_gate_min": 1000, 
60        "memories": [
61            "system.physmem"
62        ], 
63        "work_begin_ckpt_count": 0, 
64        "clk_domain": {
65            "name": "clk_domain", 
66            "clock": [
67                1000
68            ], 
69            "init_perf_level": 0, 
70            "voltage_domain": "system.voltage_domain", 
71            "eventq_index": 0, 
72            "cxx_class": "SrcClockDomain", 
73            "path": "system.clk_domain", 
74            "type": "SrcClockDomain", 
75            "domain_id": -1
76        }, 
77        "mem_ranges": [], 
78        "eventq_index": 0, 
79        "default_p_state": "UNDEFINED", 
80        "p_state_clk_gate_max": 1000000000000, 
81        "dvfs_handler": {
82            "enable": false, 
83            "name": "dvfs_handler", 
84            "sys_clk_domain": "system.clk_domain", 
85            "transition_latency": 100000000, 
86            "eventq_index": 0, 
87            "cxx_class": "DVFSHandler", 
88            "domains": [], 
89            "path": "system.dvfs_handler", 
90            "type": "DVFSHandler"
91        }, 
92        "work_end_exit_count": 0, 
93        "type": "System", 
94        "voltage_domain": {
95            "name": "voltage_domain", 
96            "eventq_index": 0, 
97            "voltage": [
98                "1.0"
99            ], 
100            "cxx_class": "VoltageDomain", 
101            "path": "system.voltage_domain", 
102            "type": "VoltageDomain"
103        }, 
104        "cache_line_size": 64, 
105        "boot_osflags": "a", 
106        "system_port": {
107            "peer": "system.membus.slave[0]", 
108            "role": "MASTER"
109        }, 
110        "physmem": {
111            "static_frontend_latency": 10000, 
112            "tRFC": 260000, 
113            "activation_limit": 4, 
114            "in_addr_map": true, 
115            "IDD3N2": "0.0", 
116            "tWTR": 7500, 
117            "IDD52": "0.0", 
118            "clk_domain": "system.clk_domain", 
119            "channels": 1, 
120            "write_buffer_size": 64, 
121            "device_bus_width": 8, 
122            "VDD": "1.5", 
123            "write_high_thresh_perc": 85, 
124            "cxx_class": "DRAMCtrl", 
125            "bank_groups_per_rank": 0, 
126            "IDD2N2": "0.0", 
127            "port": {
128                "peer": "system.membus.master[0]", 
129                "role": "SLAVE"
130            }, 
131            "tCCD_L": 0, 
132            "IDD2N": "0.032", 
133            "p_state_clk_gate_min": 1000, 
134            "null": false, 
135            "IDD2P1": "0.032", 
136            "eventq_index": 0, 
137            "tRRD": 6000, 
138            "tRTW": 2500, 
139            "IDD4R": "0.157", 
140            "burst_length": 8, 
141            "tRTP": 7500, 
142            "IDD4W": "0.125", 
143            "tWR": 15000, 
144            "banks_per_rank": 8, 
145            "devices_per_rank": 8, 
146            "IDD2P02": "0.0", 
147            "default_p_state": "UNDEFINED", 
148            "p_state_clk_gate_max": 1000000000000, 
149            "IDD6": "0.02", 
150            "IDD5": "0.235", 
151            "tRCD": 13750, 
152            "type": "DRAMCtrl", 
153            "IDD3P02": "0.0", 
154            "tRRD_L": 0, 
155            "IDD0": "0.055", 
156            "IDD62": "0.0", 
157            "min_writes_per_switch": 16, 
158            "mem_sched_policy": "frfcfs", 
159            "IDD02": "0.0", 
160            "IDD2P0": "0.0", 
161            "ranks_per_channel": 2, 
162            "page_policy": "open_adaptive", 
163            "IDD4W2": "0.0", 
164            "tCS": 2500, 
165            "power_model": null, 
166            "tCL": 13750, 
167            "read_buffer_size": 32, 
168            "conf_table_reported": true, 
169            "tCK": 1250, 
170            "tRAS": 35000, 
171            "tRP": 13750, 
172            "tBURST": 5000, 
173            "path": "system.physmem", 
174            "tXP": 6000, 
175            "tXS": 270000, 
176            "addr_mapping": "RoRaBaCoCh", 
177            "IDD3P0": "0.0", 
178            "IDD3P1": "0.038", 
179            "IDD3N": "0.038", 
180            "name": "physmem", 
181            "tXSDLL": 0, 
182            "device_size": 536870912, 
183            "kvm_map": true, 
184            "dll": true, 
185            "tXAW": 30000, 
186            "write_low_thresh_perc": 50, 
187            "range": "0:134217727:0:0:0:0", 
188            "VDD2": "0.0", 
189            "IDD2P12": "0.0", 
190            "p_state_clk_gate_bins": 20, 
191            "tXPDLL": 0, 
192            "IDD4R2": "0.0", 
193            "device_rowbuffer_size": 1024, 
194            "static_backend_latency": 10000, 
195            "max_accesses_per_row": 16, 
196            "IDD3P12": "0.0", 
197            "tREFI": 7800000
198        }, 
199        "power_model": null, 
200        "work_cpus_ckpt_count": 0, 
201        "thermal_components": [], 
202        "path": "system", 
203        "cpu_clk_domain": {
204            "name": "cpu_clk_domain", 
205            "clock": [
206                500
207            ], 
208            "init_perf_level": 0, 
209            "voltage_domain": "system.voltage_domain", 
210            "eventq_index": 0, 
211            "cxx_class": "SrcClockDomain", 
212            "path": "system.cpu_clk_domain", 
213            "type": "SrcClockDomain", 
214            "domain_id": -1
215        }, 
216        "work_end_ckpt_count": 0, 
217        "mem_mode": "timing", 
218        "name": "system", 
219        "init_param": 0, 
220        "p_state_clk_gate_bins": 20, 
221        "load_addr_mask": 1099511627775, 
222        "cpu": [
223            {
224                "max_insts_any_thread": 0, 
225                "do_statistics_insts": true, 
226                "numThreads": 1, 
227                "fetch1LineSnapWidth": 0, 
228                "fetch1ToFetch2BackwardDelay": 1, 
229                "fetch1FetchLimit": 1, 
230                "executeIssueLimit": 2, 
231                "system": "system", 
232                "executeLSQMaxStoreBufferStoresPerCycle": 2, 
233                "icache": {
234                    "cpu_side": {
235                        "peer": "system.cpu.icache_port", 
236                        "role": "SLAVE"
237                    }, 
238                    "clusivity": "mostly_incl", 
239                    "prefetcher": null, 
240                    "system": "system", 
241                    "write_buffers": 8, 
242                    "response_latency": 2, 
243                    "cxx_class": "Cache", 
244                    "size": 131072, 
245                    "type": "Cache", 
246                    "clk_domain": "system.cpu_clk_domain", 
247                    "max_miss_count": 0, 
248                    "eventq_index": 0, 
249                    "default_p_state": "UNDEFINED", 
250                    "p_state_clk_gate_max": 1000000000000, 
251                    "mem_side": {
252                        "peer": "system.cpu.toL2Bus.slave[0]", 
253                        "role": "MASTER"
254                    }, 
255                    "mshrs": 4, 
256                    "writeback_clean": true, 
257                    "p_state_clk_gate_min": 1000, 
258                    "tags": {
259                        "size": 131072, 
260                        "tag_latency": 2, 
261                        "name": "tags", 
262                        "p_state_clk_gate_min": 1000, 
263                        "eventq_index": 0, 
264                        "p_state_clk_gate_bins": 20, 
265                        "default_p_state": "UNDEFINED", 
266                        "clk_domain": "system.cpu_clk_domain", 
267                        "power_model": null, 
268                        "sequential_access": false, 
269                        "assoc": 2, 
270                        "cxx_class": "LRU", 
271                        "p_state_clk_gate_max": 1000000000000, 
272                        "path": "system.cpu.icache.tags", 
273                        "block_size": 64, 
274                        "type": "LRU", 
275                        "data_latency": 2
276                    }, 
277                    "tgts_per_mshr": 20, 
278                    "demand_mshr_reserve": 1, 
279                    "power_model": null, 
280                    "addr_ranges": [
281                        "0:18446744073709551615:0:0:0:0"
282                    ], 
283                    "is_read_only": true, 
284                    "prefetch_on_access": false, 
285                    "path": "system.cpu.icache", 
286                    "data_latency": 2, 
287                    "tag_latency": 2, 
288                    "name": "icache", 
289                    "p_state_clk_gate_bins": 20, 
290                    "sequential_access": false, 
291                    "assoc": 2
292                }, 
293                "function_trace": false, 
294                "do_checkpoint_insts": true, 
295                "decodeInputWidth": 2, 
296                "cxx_class": "MinorCPU", 
297                "max_loads_all_threads": 0, 
298                "executeMemoryIssueLimit": 1, 
299                "decodeCycleInput": true, 
300                "syscallRetryLatency": 10000, 
301                "max_loads_any_thread": 0, 
302                "executeLSQTransfersQueueSize": 2, 
303                "p_state_clk_gate_max": 1000000000000, 
304                "clk_domain": "system.cpu_clk_domain", 
305                "function_trace_start": 0, 
306                "cpu_id": 0, 
307                "checker": null, 
308                "eventq_index": 0, 
309                "executeMemoryWidth": 0, 
310                "default_p_state": "UNDEFINED", 
311                "executeBranchDelay": 1, 
312                "executeMemoryCommitLimit": 1, 
313                "l2cache": {
314                    "cpu_side": {
315                        "peer": "system.cpu.toL2Bus.master[0]", 
316                        "role": "SLAVE"
317                    }, 
318                    "clusivity": "mostly_incl", 
319                    "prefetcher": null, 
320                    "system": "system", 
321                    "write_buffers": 8, 
322                    "response_latency": 20, 
323                    "cxx_class": "Cache", 
324                    "size": 2097152, 
325                    "type": "Cache", 
326                    "clk_domain": "system.cpu_clk_domain", 
327                    "max_miss_count": 0, 
328                    "eventq_index": 0, 
329                    "default_p_state": "UNDEFINED", 
330                    "p_state_clk_gate_max": 1000000000000, 
331                    "mem_side": {
332                        "peer": "system.membus.slave[1]", 
333                        "role": "MASTER"
334                    }, 
335                    "mshrs": 20, 
336                    "writeback_clean": false, 
337                    "p_state_clk_gate_min": 1000, 
338                    "tags": {
339                        "size": 2097152, 
340                        "tag_latency": 20, 
341                        "name": "tags", 
342                        "p_state_clk_gate_min": 1000, 
343                        "eventq_index": 0, 
344                        "p_state_clk_gate_bins": 20, 
345                        "default_p_state": "UNDEFINED", 
346                        "clk_domain": "system.cpu_clk_domain", 
347                        "power_model": null, 
348                        "sequential_access": false, 
349                        "assoc": 8, 
350                        "cxx_class": "LRU", 
351                        "p_state_clk_gate_max": 1000000000000, 
352                        "path": "system.cpu.l2cache.tags", 
353                        "block_size": 64, 
354                        "type": "LRU", 
355                        "data_latency": 20
356                    }, 
357                    "tgts_per_mshr": 12, 
358                    "demand_mshr_reserve": 1, 
359                    "power_model": null, 
360                    "addr_ranges": [
361                        "0:18446744073709551615:0:0:0:0"
362                    ], 
363                    "is_read_only": false, 
364                    "prefetch_on_access": false, 
365                    "path": "system.cpu.l2cache", 
366                    "data_latency": 20, 
367                    "tag_latency": 20, 
368                    "name": "l2cache", 
369                    "p_state_clk_gate_bins": 20, 
370                    "sequential_access": false, 
371                    "assoc": 8
372                }, 
373                "do_quiesce": true, 
374                "type": "MinorCPU", 
375                "executeCycleInput": true, 
376                "executeAllowEarlyMemoryIssue": true, 
377                "executeInputBufferSize": 7, 
378                "icache_port": {
379                    "peer": "system.cpu.icache.cpu_side", 
380                    "role": "MASTER"
381                }, 
382                "p_state_clk_gate_bins": 20, 
383                "socket_id": 0, 
384                "progress_interval": 0, 
385                "p_state_clk_gate_min": 1000, 
386                "toL2Bus": {
387                    "point_of_coherency": false, 
388                    "system": "system", 
389                    "response_latency": 1, 
390                    "cxx_class": "CoherentXBar", 
391                    "forward_latency": 0, 
392                    "clk_domain": "system.cpu_clk_domain", 
393                    "width": 32, 
394                    "eventq_index": 0, 
395                    "default_p_state": "UNDEFINED", 
396                    "p_state_clk_gate_max": 1000000000000, 
397                    "master": {
398                        "peer": [
399                            "system.cpu.l2cache.cpu_side"
400                        ], 
401                        "role": "MASTER"
402                    }, 
403                    "type": "CoherentXBar", 
404                    "frontend_latency": 1, 
405                    "slave": {
406                        "peer": [
407                            "system.cpu.icache.mem_side", 
408                            "system.cpu.dcache.mem_side"
409                        ], 
410                        "role": "SLAVE"
411                    }, 
412                    "p_state_clk_gate_min": 1000, 
413                    "snoop_filter": {
414                        "name": "snoop_filter", 
415                        "system": "system", 
416                        "max_capacity": 8388608, 
417                        "eventq_index": 0, 
418                        "cxx_class": "SnoopFilter", 
419                        "path": "system.cpu.toL2Bus.snoop_filter", 
420                        "type": "SnoopFilter", 
421                        "lookup_latency": 0
422                    }, 
423                    "power_model": null, 
424                    "path": "system.cpu.toL2Bus", 
425                    "snoop_response_latency": 1, 
426                    "name": "toL2Bus", 
427                    "p_state_clk_gate_bins": 20, 
428                    "use_default_range": false
429                }, 
430                "isa": [
431                    {
432                        "eventq_index": 0, 
433                        "path": "system.cpu.isa", 
434                        "type": "RiscvISA", 
435                        "name": "isa", 
436                        "cxx_class": "RiscvISA::ISA"
437                    }
438                ], 
439                "itb": {
440                    "name": "itb", 
441                    "eventq_index": 0, 
442                    "cxx_class": "RiscvISA::TLB", 
443                    "path": "system.cpu.itb", 
444                    "type": "RiscvTLB", 
445                    "size": 64
446                }, 
447                "interrupts": [
448                    {
449                        "eventq_index": 0, 
450                        "path": "system.cpu.interrupts", 
451                        "type": "RiscvInterrupts", 
452                        "name": "interrupts", 
453                        "cxx_class": "RiscvISA::Interrupts"
454                    }
455                ], 
456                "dcache_port": {
457                    "peer": "system.cpu.dcache.cpu_side", 
458                    "role": "MASTER"
459                }, 
460                "executeFuncUnits": {
461                    "name": "executeFuncUnits", 
462                    "eventq_index": 0, 
463                    "cxx_class": "MinorFUPool", 
464                    "path": "system.cpu.executeFuncUnits", 
465                    "funcUnits": [
466                        {
467                            "issueLat": 1, 
468                            "opLat": 3, 
469                            "name": "funcUnits0", 
470                            "cantForwardFromFUIndices": [], 
471                            "opClasses": {
472                                "name": "opClasses", 
473                                "opClasses": [
474                                    {
475                                        "opClass": "IntAlu", 
476                                        "name": "opClasses", 
477                                        "eventq_index": 0, 
478                                        "cxx_class": "MinorOpClass", 
479                                        "path": "system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses", 
480                                        "type": "MinorOpClass"
481                                    }
482                                ], 
483                                "eventq_index": 0, 
484                                "cxx_class": "MinorOpClassSet", 
485                                "path": "system.cpu.executeFuncUnits.funcUnits0.opClasses", 
486                                "type": "MinorOpClassSet"
487                            }, 
488                            "eventq_index": 0, 
489                            "timings": [
490                                {
491                                    "extraAssumedLat": 0, 
492                                    "description": "Int", 
493                                    "srcRegsRelativeLats": [
494                                        2
495                                    ], 
496                                    "suppress": false, 
497                                    "mask": 0, 
498                                    "extraCommitLat": 0, 
499                                    "eventq_index": 0, 
500                                    "opClasses": {
501                                        "name": "opClasses", 
502                                        "opClasses": [], 
503                                        "eventq_index": 0, 
504                                        "cxx_class": "MinorOpClassSet", 
505                                        "path": "system.cpu.executeFuncUnits.funcUnits0.timings.opClasses", 
506                                        "type": "MinorOpClassSet"
507                                    }, 
508                                    "cxx_class": "MinorFUTiming", 
509                                    "path": "system.cpu.executeFuncUnits.funcUnits0.timings", 
510                                    "extraCommitLatExpr": null, 
511                                    "type": "MinorFUTiming", 
512                                    "match": 0, 
513                                    "name": "timings"
514                                }
515                            ], 
516                            "cxx_class": "MinorFU", 
517                            "path": "system.cpu.executeFuncUnits.funcUnits0", 
518                            "type": "MinorFU"
519                        }, 
520                        {
521                            "issueLat": 1, 
522                            "opLat": 3, 
523                            "name": "funcUnits1", 
524                            "cantForwardFromFUIndices": [], 
525                            "opClasses": {
526                                "name": "opClasses", 
527                                "opClasses": [
528                                    {
529                                        "opClass": "IntAlu", 
530                                        "name": "opClasses", 
531                                        "eventq_index": 0, 
532                                        "cxx_class": "MinorOpClass", 
533                                        "path": "system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses", 
534                                        "type": "MinorOpClass"
535                                    }
536                                ], 
537                                "eventq_index": 0, 
538                                "cxx_class": "MinorOpClassSet", 
539                                "path": "system.cpu.executeFuncUnits.funcUnits1.opClasses", 
540                                "type": "MinorOpClassSet"
541                            }, 
542                            "eventq_index": 0, 
543                            "timings": [
544                                {
545                                    "extraAssumedLat": 0, 
546                                    "description": "Int", 
547                                    "srcRegsRelativeLats": [
548                                        2
549                                    ], 
550                                    "suppress": false, 
551                                    "mask": 0, 
552                                    "extraCommitLat": 0, 
553                                    "eventq_index": 0, 
554                                    "opClasses": {
555                                        "name": "opClasses", 
556                                        "opClasses": [], 
557                                        "eventq_index": 0, 
558                                        "cxx_class": "MinorOpClassSet", 
559                                        "path": "system.cpu.executeFuncUnits.funcUnits1.timings.opClasses", 
560                                        "type": "MinorOpClassSet"
561                                    }, 
562                                    "cxx_class": "MinorFUTiming", 
563                                    "path": "system.cpu.executeFuncUnits.funcUnits1.timings", 
564                                    "extraCommitLatExpr": null, 
565                                    "type": "MinorFUTiming", 
566                                    "match": 0, 
567                                    "name": "timings"
568                                }
569                            ], 
570                            "cxx_class": "MinorFU", 
571                            "path": "system.cpu.executeFuncUnits.funcUnits1", 
572                            "type": "MinorFU"
573                        }, 
574                        {
575                            "issueLat": 1, 
576                            "opLat": 3, 
577                            "name": "funcUnits2", 
578                            "cantForwardFromFUIndices": [], 
579                            "opClasses": {
580                                "name": "opClasses", 
581                                "opClasses": [
582                                    {
583                                        "opClass": "IntMult", 
584                                        "name": "opClasses", 
585                                        "eventq_index": 0, 
586                                        "cxx_class": "MinorOpClass", 
587                                        "path": "system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses", 
588                                        "type": "MinorOpClass"
589                                    }
590                                ], 
591                                "eventq_index": 0, 
592                                "cxx_class": "MinorOpClassSet", 
593                                "path": "system.cpu.executeFuncUnits.funcUnits2.opClasses", 
594                                "type": "MinorOpClassSet"
595                            }, 
596                            "eventq_index": 0, 
597                            "timings": [
598                                {
599                                    "extraAssumedLat": 0, 
600                                    "description": "Mul", 
601                                    "srcRegsRelativeLats": [
602                                        0
603                                    ], 
604                                    "suppress": false, 
605                                    "mask": 0, 
606                                    "extraCommitLat": 0, 
607                                    "eventq_index": 0, 
608                                    "opClasses": {
609                                        "name": "opClasses", 
610                                        "opClasses": [], 
611                                        "eventq_index": 0, 
612                                        "cxx_class": "MinorOpClassSet", 
613                                        "path": "system.cpu.executeFuncUnits.funcUnits2.timings.opClasses", 
614                                        "type": "MinorOpClassSet"
615                                    }, 
616                                    "cxx_class": "MinorFUTiming", 
617                                    "path": "system.cpu.executeFuncUnits.funcUnits2.timings", 
618                                    "extraCommitLatExpr": null, 
619                                    "type": "MinorFUTiming", 
620                                    "match": 0, 
621                                    "name": "timings"
622                                }
623                            ], 
624                            "cxx_class": "MinorFU", 
625                            "path": "system.cpu.executeFuncUnits.funcUnits2", 
626                            "type": "MinorFU"
627                        }, 
628                        {
629                            "issueLat": 9, 
630                            "opLat": 9, 
631                            "name": "funcUnits3", 
632                            "cantForwardFromFUIndices": [], 
633                            "opClasses": {
634                                "name": "opClasses", 
635                                "opClasses": [
636                                    {
637                                        "opClass": "IntDiv", 
638                                        "name": "opClasses", 
639                                        "eventq_index": 0, 
640                                        "cxx_class": "MinorOpClass", 
641                                        "path": "system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses", 
642                                        "type": "MinorOpClass"
643                                    }
644                                ], 
645                                "eventq_index": 0, 
646                                "cxx_class": "MinorOpClassSet", 
647                                "path": "system.cpu.executeFuncUnits.funcUnits3.opClasses", 
648                                "type": "MinorOpClassSet"
649                            }, 
650                            "eventq_index": 0, 
651                            "timings": [], 
652                            "cxx_class": "MinorFU", 
653                            "path": "system.cpu.executeFuncUnits.funcUnits3", 
654                            "type": "MinorFU"
655                        }, 
656                        {
657                            "issueLat": 1, 
658                            "opLat": 6, 
659                            "name": "funcUnits4", 
660                            "cantForwardFromFUIndices": [], 
661                            "opClasses": {
662                                "name": "opClasses", 
663                                "opClasses": [
664                                    {
665                                        "opClass": "FloatAdd", 
666                                        "name": "opClasses00", 
667                                        "eventq_index": 0, 
668                                        "cxx_class": "MinorOpClass", 
669                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00", 
670                                        "type": "MinorOpClass"
671                                    }, 
672                                    {
673                                        "opClass": "FloatCmp", 
674                                        "name": "opClasses01", 
675                                        "eventq_index": 0, 
676                                        "cxx_class": "MinorOpClass", 
677                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01", 
678                                        "type": "MinorOpClass"
679                                    }, 
680                                    {
681                                        "opClass": "FloatCvt", 
682                                        "name": "opClasses02", 
683                                        "eventq_index": 0, 
684                                        "cxx_class": "MinorOpClass", 
685                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02", 
686                                        "type": "MinorOpClass"
687                                    }, 
688                                    {
689                                        "opClass": "FloatMisc", 
690                                        "name": "opClasses03", 
691                                        "eventq_index": 0, 
692                                        "cxx_class": "MinorOpClass", 
693                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03", 
694                                        "type": "MinorOpClass"
695                                    }, 
696                                    {
697                                        "opClass": "FloatMult", 
698                                        "name": "opClasses04", 
699                                        "eventq_index": 0, 
700                                        "cxx_class": "MinorOpClass", 
701                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04", 
702                                        "type": "MinorOpClass"
703                                    }, 
704                                    {
705                                        "opClass": "FloatMultAcc", 
706                                        "name": "opClasses05", 
707                                        "eventq_index": 0, 
708                                        "cxx_class": "MinorOpClass", 
709                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05", 
710                                        "type": "MinorOpClass"
711                                    }, 
712                                    {
713                                        "opClass": "FloatDiv", 
714                                        "name": "opClasses06", 
715                                        "eventq_index": 0, 
716                                        "cxx_class": "MinorOpClass", 
717                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06", 
718                                        "type": "MinorOpClass"
719                                    }, 
720                                    {
721                                        "opClass": "FloatSqrt", 
722                                        "name": "opClasses07", 
723                                        "eventq_index": 0, 
724                                        "cxx_class": "MinorOpClass", 
725                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07", 
726                                        "type": "MinorOpClass"
727                                    }, 
728                                    {
729                                        "opClass": "SimdAdd", 
730                                        "name": "opClasses08", 
731                                        "eventq_index": 0, 
732                                        "cxx_class": "MinorOpClass", 
733                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08", 
734                                        "type": "MinorOpClass"
735                                    }, 
736                                    {
737                                        "opClass": "SimdAddAcc", 
738                                        "name": "opClasses09", 
739                                        "eventq_index": 0, 
740                                        "cxx_class": "MinorOpClass", 
741                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09", 
742                                        "type": "MinorOpClass"
743                                    }, 
744                                    {
745                                        "opClass": "SimdAlu", 
746                                        "name": "opClasses10", 
747                                        "eventq_index": 0, 
748                                        "cxx_class": "MinorOpClass", 
749                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10", 
750                                        "type": "MinorOpClass"
751                                    }, 
752                                    {
753                                        "opClass": "SimdCmp", 
754                                        "name": "opClasses11", 
755                                        "eventq_index": 0, 
756                                        "cxx_class": "MinorOpClass", 
757                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11", 
758                                        "type": "MinorOpClass"
759                                    }, 
760                                    {
761                                        "opClass": "SimdCvt", 
762                                        "name": "opClasses12", 
763                                        "eventq_index": 0, 
764                                        "cxx_class": "MinorOpClass", 
765                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12", 
766                                        "type": "MinorOpClass"
767                                    }, 
768                                    {
769                                        "opClass": "SimdMisc", 
770                                        "name": "opClasses13", 
771                                        "eventq_index": 0, 
772                                        "cxx_class": "MinorOpClass", 
773                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13", 
774                                        "type": "MinorOpClass"
775                                    }, 
776                                    {
777                                        "opClass": "SimdMult", 
778                                        "name": "opClasses14", 
779                                        "eventq_index": 0, 
780                                        "cxx_class": "MinorOpClass", 
781                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14", 
782                                        "type": "MinorOpClass"
783                                    }, 
784                                    {
785                                        "opClass": "SimdMultAcc", 
786                                        "name": "opClasses15", 
787                                        "eventq_index": 0, 
788                                        "cxx_class": "MinorOpClass", 
789                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15", 
790                                        "type": "MinorOpClass"
791                                    }, 
792                                    {
793                                        "opClass": "SimdShift", 
794                                        "name": "opClasses16", 
795                                        "eventq_index": 0, 
796                                        "cxx_class": "MinorOpClass", 
797                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16", 
798                                        "type": "MinorOpClass"
799                                    }, 
800                                    {
801                                        "opClass": "SimdShiftAcc", 
802                                        "name": "opClasses17", 
803                                        "eventq_index": 0, 
804                                        "cxx_class": "MinorOpClass", 
805                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17", 
806                                        "type": "MinorOpClass"
807                                    }, 
808                                    {
809                                        "opClass": "SimdSqrt", 
810                                        "name": "opClasses18", 
811                                        "eventq_index": 0, 
812                                        "cxx_class": "MinorOpClass", 
813                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18", 
814                                        "type": "MinorOpClass"
815                                    }, 
816                                    {
817                                        "opClass": "SimdFloatAdd", 
818                                        "name": "opClasses19", 
819                                        "eventq_index": 0, 
820                                        "cxx_class": "MinorOpClass", 
821                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19", 
822                                        "type": "MinorOpClass"
823                                    }, 
824                                    {
825                                        "opClass": "SimdFloatAlu", 
826                                        "name": "opClasses20", 
827                                        "eventq_index": 0, 
828                                        "cxx_class": "MinorOpClass", 
829                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20", 
830                                        "type": "MinorOpClass"
831                                    }, 
832                                    {
833                                        "opClass": "SimdFloatCmp", 
834                                        "name": "opClasses21", 
835                                        "eventq_index": 0, 
836                                        "cxx_class": "MinorOpClass", 
837                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21", 
838                                        "type": "MinorOpClass"
839                                    }, 
840                                    {
841                                        "opClass": "SimdFloatCvt", 
842                                        "name": "opClasses22", 
843                                        "eventq_index": 0, 
844                                        "cxx_class": "MinorOpClass", 
845                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22", 
846                                        "type": "MinorOpClass"
847                                    }, 
848                                    {
849                                        "opClass": "SimdFloatDiv", 
850                                        "name": "opClasses23", 
851                                        "eventq_index": 0, 
852                                        "cxx_class": "MinorOpClass", 
853                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23", 
854                                        "type": "MinorOpClass"
855                                    }, 
856                                    {
857                                        "opClass": "SimdFloatMisc", 
858                                        "name": "opClasses24", 
859                                        "eventq_index": 0, 
860                                        "cxx_class": "MinorOpClass", 
861                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24", 
862                                        "type": "MinorOpClass"
863                                    }, 
864                                    {
865                                        "opClass": "SimdFloatMult", 
866                                        "name": "opClasses25", 
867                                        "eventq_index": 0, 
868                                        "cxx_class": "MinorOpClass", 
869                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25", 
870                                        "type": "MinorOpClass"
871                                    }, 
872                                    {
873                                        "opClass": "SimdFloatMultAcc", 
874                                        "name": "opClasses26", 
875                                        "eventq_index": 0, 
876                                        "cxx_class": "MinorOpClass", 
877                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26", 
878                                        "type": "MinorOpClass"
879                                    }, 
880                                    {
881                                        "opClass": "SimdFloatSqrt", 
882                                        "name": "opClasses27", 
883                                        "eventq_index": 0, 
884                                        "cxx_class": "MinorOpClass", 
885                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27", 
886                                        "type": "MinorOpClass"
887                                    }
888                                ], 
889                                "eventq_index": 0, 
890                                "cxx_class": "MinorOpClassSet", 
891                                "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses", 
892                                "type": "MinorOpClassSet"
893                            }, 
894                            "eventq_index": 0, 
895                            "timings": [
896                                {
897                                    "extraAssumedLat": 0, 
898                                    "description": "FloatSimd", 
899                                    "srcRegsRelativeLats": [
900                                        2
901                                    ], 
902                                    "suppress": false, 
903                                    "mask": 0, 
904                                    "extraCommitLat": 0, 
905                                    "eventq_index": 0, 
906                                    "opClasses": {
907                                        "name": "opClasses", 
908                                        "opClasses": [], 
909                                        "eventq_index": 0, 
910                                        "cxx_class": "MinorOpClassSet", 
911                                        "path": "system.cpu.executeFuncUnits.funcUnits4.timings.opClasses", 
912                                        "type": "MinorOpClassSet"
913                                    }, 
914                                    "cxx_class": "MinorFUTiming", 
915                                    "path": "system.cpu.executeFuncUnits.funcUnits4.timings", 
916                                    "extraCommitLatExpr": null, 
917                                    "type": "MinorFUTiming", 
918                                    "match": 0, 
919                                    "name": "timings"
920                                }
921                            ], 
922                            "cxx_class": "MinorFU", 
923                            "path": "system.cpu.executeFuncUnits.funcUnits4", 
924                            "type": "MinorFU"
925                        }, 
926                        {
927                            "issueLat": 1, 
928                            "opLat": 1, 
929                            "name": "funcUnits5", 
930                            "cantForwardFromFUIndices": [], 
931                            "opClasses": {
932                                "name": "opClasses", 
933                                "opClasses": [
934                                    {
935                                        "opClass": "MemRead", 
936                                        "name": "opClasses0", 
937                                        "eventq_index": 0, 
938                                        "cxx_class": "MinorOpClass", 
939                                        "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0", 
940                                        "type": "MinorOpClass"
941                                    }, 
942                                    {
943                                        "opClass": "MemWrite", 
944                                        "name": "opClasses1", 
945                                        "eventq_index": 0, 
946                                        "cxx_class": "MinorOpClass", 
947                                        "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1", 
948                                        "type": "MinorOpClass"
949                                    }, 
950                                    {
951                                        "opClass": "FloatMemRead", 
952                                        "name": "opClasses2", 
953                                        "eventq_index": 0, 
954                                        "cxx_class": "MinorOpClass", 
955                                        "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses2", 
956                                        "type": "MinorOpClass"
957                                    }, 
958                                    {
959                                        "opClass": "FloatMemWrite", 
960                                        "name": "opClasses3", 
961                                        "eventq_index": 0, 
962                                        "cxx_class": "MinorOpClass", 
963                                        "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses3", 
964                                        "type": "MinorOpClass"
965                                    }
966                                ], 
967                                "eventq_index": 0, 
968                                "cxx_class": "MinorOpClassSet", 
969                                "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses", 
970                                "type": "MinorOpClassSet"
971                            }, 
972                            "eventq_index": 0, 
973                            "timings": [
974                                {
975                                    "extraAssumedLat": 2, 
976                                    "description": "Mem", 
977                                    "srcRegsRelativeLats": [
978                                        1
979                                    ], 
980                                    "suppress": false, 
981                                    "mask": 0, 
982                                    "extraCommitLat": 0, 
983                                    "eventq_index": 0, 
984                                    "opClasses": {
985                                        "name": "opClasses", 
986                                        "opClasses": [], 
987                                        "eventq_index": 0, 
988                                        "cxx_class": "MinorOpClassSet", 
989                                        "path": "system.cpu.executeFuncUnits.funcUnits5.timings.opClasses", 
990                                        "type": "MinorOpClassSet"
991                                    }, 
992                                    "cxx_class": "MinorFUTiming", 
993                                    "path": "system.cpu.executeFuncUnits.funcUnits5.timings", 
994                                    "extraCommitLatExpr": null, 
995                                    "type": "MinorFUTiming", 
996                                    "match": 0, 
997                                    "name": "timings"
998                                }
999                            ], 
1000                            "cxx_class": "MinorFU", 
1001                            "path": "system.cpu.executeFuncUnits.funcUnits5", 
1002                            "type": "MinorFU"
1003                        }, 
1004                        {
1005                            "issueLat": 1, 
1006                            "opLat": 1, 
1007                            "name": "funcUnits6", 
1008                            "cantForwardFromFUIndices": [], 
1009                            "opClasses": {
1010                                "name": "opClasses", 
1011                                "opClasses": [
1012                                    {
1013                                        "opClass": "IprAccess", 
1014                                        "name": "opClasses0", 
1015                                        "eventq_index": 0, 
1016                                        "cxx_class": "MinorOpClass", 
1017                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0", 
1018                                        "type": "MinorOpClass"
1019                                    }, 
1020                                    {
1021                                        "opClass": "InstPrefetch", 
1022                                        "name": "opClasses1", 
1023                                        "eventq_index": 0, 
1024                                        "cxx_class": "MinorOpClass", 
1025                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1", 
1026                                        "type": "MinorOpClass"
1027                                    }
1028                                ], 
1029                                "eventq_index": 0, 
1030                                "cxx_class": "MinorOpClassSet", 
1031                                "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses", 
1032                                "type": "MinorOpClassSet"
1033                            }, 
1034                            "eventq_index": 0, 
1035                            "timings": [], 
1036                            "cxx_class": "MinorFU", 
1037                            "path": "system.cpu.executeFuncUnits.funcUnits6", 
1038                            "type": "MinorFU"
1039                        }
1040                    ], 
1041                    "type": "MinorFUPool"
1042                }, 
1043                "switched_out": false, 
1044                "power_model": null, 
1045                "max_insts_all_threads": 0, 
1046                "executeSetTraceTimeOnIssue": false, 
1047                "fetch2InputBufferSize": 2, 
1048                "profile": 0, 
1049                "fetch2ToDecodeForwardDelay": 1, 
1050                "executeInputWidth": 2, 
1051                "decodeToExecuteForwardDelay": 1, 
1052                "executeLSQRequestsQueueSize": 1, 
1053                "fetch2CycleInput": true, 
1054                "executeMaxAccessesInMemory": 2, 
1055                "enableIdling": true, 
1056                "executeLSQStoreBufferSize": 5, 
1057                "workload": [
1058                    {
1059                        "uid": 100, 
1060                        "pid": 100, 
1061                        "kvmInSE": false, 
1062                        "cxx_class": "Process", 
1063                        "executable": "/home/ar4jc/gem5/tests/testing/../test-progs/insttest/bin/riscv/linux-rv64d/insttest", 
1064                        "drivers": [], 
1065                        "system": "system", 
1066                        "gid": 100, 
1067                        "eventq_index": 0, 
1068                        "env": [], 
1069                        "maxStackSize": 67108864, 
1070                        "ppid": 0, 
1071                        "type": "Process", 
1072                        "cwd": "", 
1073                        "pgid": 100, 
1074                        "simpoint": 0, 
1075                        "euid": 100, 
1076                        "input": "cin", 
1077                        "path": "system.cpu.workload", 
1078                        "name": "workload", 
1079                        "cmd": [
1080                            "insttest"
1081                        ], 
1082                        "errout": "cerr", 
1083                        "useArchPT": false, 
1084                        "egid": 100, 
1085                        "output": "cout"
1086                    }
1087                ], 
1088                "name": "cpu", 
1089                "wait_for_remote_gdb": false, 
1090                "dtb": {
1091                    "name": "dtb", 
1092                    "eventq_index": 0, 
1093                    "cxx_class": "RiscvISA::TLB", 
1094                    "path": "system.cpu.dtb", 
1095                    "type": "RiscvTLB", 
1096                    "size": 64
1097                }, 
1098                "simpoint_start_insts": [], 
1099                "executeSetTraceTimeOnCommit": true, 
1100                "tracer": {
1101                    "eventq_index": 0, 
1102                    "path": "system.cpu.tracer", 
1103                    "type": "ExeTracer", 
1104                    "name": "tracer", 
1105                    "cxx_class": "Trace::ExeTracer"
1106                }, 
1107                "threadPolicy": "RoundRobin", 
1108                "executeCommitLimit": 2, 
1109                "fetch1LineWidth": 0, 
1110                "branchPred": {
1111                    "numThreads": 1, 
1112                    "BTBEntries": 4096, 
1113                    "cxx_class": "TournamentBP", 
1114                    "indirectPathLength": 3, 
1115                    "globalCtrBits": 2, 
1116                    "choicePredictorSize": 8192, 
1117                    "indirectHashGHR": true, 
1118                    "eventq_index": 0, 
1119                    "localHistoryTableSize": 2048, 
1120                    "type": "TournamentBP", 
1121                    "indirectSets": 256, 
1122                    "indirectWays": 2, 
1123                    "choiceCtrBits": 2, 
1124                    "useIndirect": true, 
1125                    "localCtrBits": 2, 
1126                    "path": "system.cpu.branchPred", 
1127                    "localPredictorSize": 2048, 
1128                    "RASSize": 16, 
1129                    "globalPredictorSize": 8192, 
1130                    "name": "branchPred", 
1131                    "indirectHashTargets": true, 
1132                    "instShiftAmt": 2, 
1133                    "indirectTagSize": 16, 
1134                    "BTBTagSize": 16
1135                }, 
1136                "dcache": {
1137                    "cpu_side": {
1138                        "peer": "system.cpu.dcache_port", 
1139                        "role": "SLAVE"
1140                    }, 
1141                    "clusivity": "mostly_incl", 
1142                    "prefetcher": null, 
1143                    "system": "system", 
1144                    "write_buffers": 8, 
1145                    "response_latency": 2, 
1146                    "cxx_class": "Cache", 
1147                    "size": 262144, 
1148                    "type": "Cache", 
1149                    "clk_domain": "system.cpu_clk_domain", 
1150                    "max_miss_count": 0, 
1151                    "eventq_index": 0, 
1152                    "default_p_state": "UNDEFINED", 
1153                    "p_state_clk_gate_max": 1000000000000, 
1154                    "mem_side": {
1155                        "peer": "system.cpu.toL2Bus.slave[1]", 
1156                        "role": "MASTER"
1157                    }, 
1158                    "mshrs": 4, 
1159                    "writeback_clean": false, 
1160                    "p_state_clk_gate_min": 1000, 
1161                    "tags": {
1162                        "size": 262144, 
1163                        "tag_latency": 2, 
1164                        "name": "tags", 
1165                        "p_state_clk_gate_min": 1000, 
1166                        "eventq_index": 0, 
1167                        "p_state_clk_gate_bins": 20, 
1168                        "default_p_state": "UNDEFINED", 
1169                        "clk_domain": "system.cpu_clk_domain", 
1170                        "power_model": null, 
1171                        "sequential_access": false, 
1172                        "assoc": 2, 
1173                        "cxx_class": "LRU", 
1174                        "p_state_clk_gate_max": 1000000000000, 
1175                        "path": "system.cpu.dcache.tags", 
1176                        "block_size": 64, 
1177                        "type": "LRU", 
1178                        "data_latency": 2
1179                    }, 
1180                    "tgts_per_mshr": 20, 
1181                    "demand_mshr_reserve": 1, 
1182                    "power_model": null, 
1183                    "addr_ranges": [
1184                        "0:18446744073709551615:0:0:0:0"
1185                    ], 
1186                    "is_read_only": false, 
1187                    "prefetch_on_access": false, 
1188                    "path": "system.cpu.dcache", 
1189                    "data_latency": 2, 
1190                    "tag_latency": 2, 
1191                    "name": "dcache", 
1192                    "p_state_clk_gate_bins": 20, 
1193                    "sequential_access": false, 
1194                    "assoc": 2
1195                }, 
1196                "path": "system.cpu", 
1197                "fetch1ToFetch2ForwardDelay": 1, 
1198                "decodeInputBufferSize": 3
1199            }
1200        ], 
1201        "multi_thread": false, 
1202        "exit_on_work_items": false, 
1203        "work_item_id": -1, 
1204        "num_work_ids": 16
1205    }, 
1206    "time_sync_period": 100000000000, 
1207    "eventq_index": 0, 
1208    "time_sync_spin_threshold": 100000000, 
1209    "cxx_class": "Root", 
1210    "path": "root", 
1211    "time_sync_enable": false, 
1212    "type": "Root", 
1213    "full_system": false
1214}