stats.txt revision 10488
13021SN/A 23021SN/A---------- Begin Simulation Statistics ---------- 310488Snilay@cs.wisc.edusim_seconds 0.000031 # Number of seconds simulated 410488Snilay@cs.wisc.edusim_ticks 30902000 # Number of ticks simulated 510488Snilay@cs.wisc.edufinal_tick 30902000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 68540SN/Asim_freq 1000000000000 # Frequency of simulated ticks 710488Snilay@cs.wisc.eduhost_inst_rate 104539 # Simulator instruction rate (inst/s) 810488Snilay@cs.wisc.eduhost_op_rate 104503 # Simulator op (including micro ops) rate (op/s) 910488Snilay@cs.wisc.eduhost_tick_rate 574021463 # Simulator tick rate (ticks/s) 1010488Snilay@cs.wisc.eduhost_mem_usage 276192 # Number of bytes of host memory used 1110488Snilay@cs.wisc.eduhost_seconds 0.05 # Real time elapsed on the host 1210488Snilay@cs.wisc.edusim_insts 5624 # Number of instructions simulated 1310488Snilay@cs.wisc.edusim_ops 5624 # Number of ops (including micro ops) simulated 1410036SAli.Saidi@ARM.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1510036SAli.Saidi@ARM.comsystem.clk_domain.clock 1000 # Clock period in ticks 1610488Snilay@cs.wisc.edusystem.physmem.bytes_read::cpu.inst 18752 # Number of bytes read from this memory 1710488Snilay@cs.wisc.edusystem.physmem.bytes_read::cpu.data 8768 # Number of bytes read from this memory 1810488Snilay@cs.wisc.edusystem.physmem.bytes_read::total 27520 # Number of bytes read from this memory 1910488Snilay@cs.wisc.edusystem.physmem.bytes_inst_read::cpu.inst 18752 # Number of instructions bytes read from this memory 2010488Snilay@cs.wisc.edusystem.physmem.bytes_inst_read::total 18752 # Number of instructions bytes read from this memory 2110488Snilay@cs.wisc.edusystem.physmem.num_reads::cpu.inst 293 # Number of read requests responded to by this memory 2210488Snilay@cs.wisc.edusystem.physmem.num_reads::cpu.data 137 # Number of read requests responded to by this memory 2310488Snilay@cs.wisc.edusystem.physmem.num_reads::total 430 # Number of read requests responded to by this memory 2410488Snilay@cs.wisc.edusystem.physmem.bw_read::cpu.inst 606821565 # Total read bandwidth from this memory (bytes/s) 2510488Snilay@cs.wisc.edusystem.physmem.bw_read::cpu.data 283735681 # Total read bandwidth from this memory (bytes/s) 2610488Snilay@cs.wisc.edusystem.physmem.bw_read::total 890557245 # Total read bandwidth from this memory (bytes/s) 2710488Snilay@cs.wisc.edusystem.physmem.bw_inst_read::cpu.inst 606821565 # Instruction read bandwidth from this memory (bytes/s) 2810488Snilay@cs.wisc.edusystem.physmem.bw_inst_read::total 606821565 # Instruction read bandwidth from this memory (bytes/s) 2910488Snilay@cs.wisc.edusystem.physmem.bw_total::cpu.inst 606821565 # Total bandwidth to/from this memory (bytes/s) 3010488Snilay@cs.wisc.edusystem.physmem.bw_total::cpu.data 283735681 # Total bandwidth to/from this memory (bytes/s) 3110488Snilay@cs.wisc.edusystem.physmem.bw_total::total 890557245 # Total bandwidth to/from this memory (bytes/s) 3210488Snilay@cs.wisc.edusystem.membus.trans_dist::ReadReq 380 # Transaction distribution 3310488Snilay@cs.wisc.edusystem.membus.trans_dist::ReadResp 380 # Transaction distribution 3410488Snilay@cs.wisc.edusystem.membus.trans_dist::ReadExReq 50 # Transaction distribution 3510488Snilay@cs.wisc.edusystem.membus.trans_dist::ReadExResp 50 # Transaction distribution 3610488Snilay@cs.wisc.edusystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 860 # Packet count per connected master and slave (bytes) 3710488Snilay@cs.wisc.edusystem.membus.pkt_count::total 860 # Packet count per connected master and slave (bytes) 3810488Snilay@cs.wisc.edusystem.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 27520 # Cumulative packet size per connected master and slave (bytes) 3910488Snilay@cs.wisc.edusystem.membus.pkt_size::total 27520 # Cumulative packet size per connected master and slave (bytes) 4010409Sandreas.hansson@arm.comsystem.membus.snoops 0 # Total snoops (count) 4110488Snilay@cs.wisc.edusystem.membus.snoop_fanout::samples 430 # Request fanout histogram 4210409Sandreas.hansson@arm.comsystem.membus.snoop_fanout::mean 0 # Request fanout histogram 4310409Sandreas.hansson@arm.comsystem.membus.snoop_fanout::stdev 0 # Request fanout histogram 4410409Sandreas.hansson@arm.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 4510488Snilay@cs.wisc.edusystem.membus.snoop_fanout::0 430 100.00% 100.00% # Request fanout histogram 4610409Sandreas.hansson@arm.comsystem.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 4710409Sandreas.hansson@arm.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 4810409Sandreas.hansson@arm.comsystem.membus.snoop_fanout::min_value 0 # Request fanout histogram 4910409Sandreas.hansson@arm.comsystem.membus.snoop_fanout::max_value 0 # Request fanout histogram 5010488Snilay@cs.wisc.edusystem.membus.snoop_fanout::total 430 # Request fanout histogram 5110488Snilay@cs.wisc.edusystem.membus.reqLayer0.occupancy 430000 # Layer occupancy (ticks) 529729Sandreas.hansson@arm.comsystem.membus.reqLayer0.utilization 1.4 # Layer utilization (%) 5310488Snilay@cs.wisc.edusystem.membus.respLayer1.occupancy 3870000 # Layer occupancy (ticks) 549729Sandreas.hansson@arm.comsystem.membus.respLayer1.utilization 12.5 # Layer utilization (%) 5510036SAli.Saidi@ARM.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 568540SN/Asystem.cpu.dtb.read_hits 0 # DTB read hits 578540SN/Asystem.cpu.dtb.read_misses 0 # DTB read misses 588540SN/Asystem.cpu.dtb.read_accesses 0 # DTB read accesses 598540SN/Asystem.cpu.dtb.write_hits 0 # DTB write hits 608540SN/Asystem.cpu.dtb.write_misses 0 # DTB write misses 618540SN/Asystem.cpu.dtb.write_accesses 0 # DTB write accesses 628540SN/Asystem.cpu.dtb.hits 0 # DTB hits 638540SN/Asystem.cpu.dtb.misses 0 # DTB misses 648540SN/Asystem.cpu.dtb.accesses 0 # DTB accesses 658540SN/Asystem.cpu.itb.read_hits 0 # DTB read hits 668540SN/Asystem.cpu.itb.read_misses 0 # DTB read misses 678540SN/Asystem.cpu.itb.read_accesses 0 # DTB read accesses 688540SN/Asystem.cpu.itb.write_hits 0 # DTB write hits 698540SN/Asystem.cpu.itb.write_misses 0 # DTB write misses 708540SN/Asystem.cpu.itb.write_accesses 0 # DTB write accesses 718540SN/Asystem.cpu.itb.hits 0 # DTB hits 728540SN/Asystem.cpu.itb.misses 0 # DTB misses 738540SN/Asystem.cpu.itb.accesses 0 # DTB accesses 7410488Snilay@cs.wisc.edusystem.cpu.workload.num_syscalls 7 # Number of system calls 7510488Snilay@cs.wisc.edusystem.cpu.numCycles 61804 # number of cpu cycles simulated 768540SN/Asystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 778540SN/Asystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 7810488Snilay@cs.wisc.edusystem.cpu.committedInsts 5624 # Number of instructions committed 7910488Snilay@cs.wisc.edusystem.cpu.committedOps 5624 # Number of ops (including micro ops) committed 8010488Snilay@cs.wisc.edusystem.cpu.num_int_alu_accesses 4944 # Number of integer alu accesses 818540SN/Asystem.cpu.num_fp_alu_accesses 2 # Number of float alu accesses 8210488Snilay@cs.wisc.edusystem.cpu.num_func_calls 190 # number of times a function call or return occured 8310488Snilay@cs.wisc.edusystem.cpu.num_conditional_control_insts 649 # number of instructions that are conditional controls 8410488Snilay@cs.wisc.edusystem.cpu.num_int_insts 4944 # number of integer instructions 858540SN/Asystem.cpu.num_fp_insts 2 # number of float instructions 8610488Snilay@cs.wisc.edusystem.cpu.num_int_register_reads 7054 # number of times the integer registers were read 8710488Snilay@cs.wisc.edusystem.cpu.num_int_register_writes 3281 # number of times the integer registers were written 888540SN/Asystem.cpu.num_fp_register_reads 3 # number of times the floating registers were read 898540SN/Asystem.cpu.num_fp_register_writes 1 # number of times the floating registers were written 9010488Snilay@cs.wisc.edusystem.cpu.num_mem_refs 2034 # number of memory refs 9110488Snilay@cs.wisc.edusystem.cpu.num_load_insts 1132 # Number of load instructions 9210488Snilay@cs.wisc.edusystem.cpu.num_store_insts 902 # Number of store instructions 938540SN/Asystem.cpu.num_idle_cycles 0 # Number of idle cycles 9410488Snilay@cs.wisc.edusystem.cpu.num_busy_cycles 61804 # Number of busy cycles 958540SN/Asystem.cpu.not_idle_fraction 1 # Percentage of non-idle cycles 968540SN/Asystem.cpu.idle_fraction 0 # Percentage of idle cycles 9710488Snilay@cs.wisc.edusystem.cpu.Branches 883 # Number of branches fetched 9810488Snilay@cs.wisc.edusystem.cpu.op_class::No_OpClass 637 11.32% 11.32% # Class of executed instruction 9910488Snilay@cs.wisc.edusystem.cpu.op_class::IntAlu 2950 52.44% 63.77% # Class of executed instruction 10010488Snilay@cs.wisc.edusystem.cpu.op_class::IntMult 2 0.04% 63.80% # Class of executed instruction 10110488Snilay@cs.wisc.edusystem.cpu.op_class::IntDiv 0 0.00% 63.80% # Class of executed instruction 10210488Snilay@cs.wisc.edusystem.cpu.op_class::FloatAdd 2 0.04% 63.84% # Class of executed instruction 10310488Snilay@cs.wisc.edusystem.cpu.op_class::FloatCmp 0 0.00% 63.84% # Class of executed instruction 10410488Snilay@cs.wisc.edusystem.cpu.op_class::FloatCvt 0 0.00% 63.84% # Class of executed instruction 10510488Snilay@cs.wisc.edusystem.cpu.op_class::FloatMult 0 0.00% 63.84% # Class of executed instruction 10610488Snilay@cs.wisc.edusystem.cpu.op_class::FloatDiv 0 0.00% 63.84% # Class of executed instruction 10710488Snilay@cs.wisc.edusystem.cpu.op_class::FloatSqrt 0 0.00% 63.84% # Class of executed instruction 10810488Snilay@cs.wisc.edusystem.cpu.op_class::SimdAdd 0 0.00% 63.84% # Class of executed instruction 10910488Snilay@cs.wisc.edusystem.cpu.op_class::SimdAddAcc 0 0.00% 63.84% # Class of executed instruction 11010488Snilay@cs.wisc.edusystem.cpu.op_class::SimdAlu 0 0.00% 63.84% # Class of executed instruction 11110488Snilay@cs.wisc.edusystem.cpu.op_class::SimdCmp 0 0.00% 63.84% # Class of executed instruction 11210488Snilay@cs.wisc.edusystem.cpu.op_class::SimdCvt 0 0.00% 63.84% # Class of executed instruction 11310488Snilay@cs.wisc.edusystem.cpu.op_class::SimdMisc 0 0.00% 63.84% # Class of executed instruction 11410488Snilay@cs.wisc.edusystem.cpu.op_class::SimdMult 0 0.00% 63.84% # Class of executed instruction 11510488Snilay@cs.wisc.edusystem.cpu.op_class::SimdMultAcc 0 0.00% 63.84% # Class of executed instruction 11610488Snilay@cs.wisc.edusystem.cpu.op_class::SimdShift 0 0.00% 63.84% # Class of executed instruction 11710488Snilay@cs.wisc.edusystem.cpu.op_class::SimdShiftAcc 0 0.00% 63.84% # Class of executed instruction 11810488Snilay@cs.wisc.edusystem.cpu.op_class::SimdSqrt 0 0.00% 63.84% # Class of executed instruction 11910488Snilay@cs.wisc.edusystem.cpu.op_class::SimdFloatAdd 0 0.00% 63.84% # Class of executed instruction 12010488Snilay@cs.wisc.edusystem.cpu.op_class::SimdFloatAlu 0 0.00% 63.84% # Class of executed instruction 12110488Snilay@cs.wisc.edusystem.cpu.op_class::SimdFloatCmp 0 0.00% 63.84% # Class of executed instruction 12210488Snilay@cs.wisc.edusystem.cpu.op_class::SimdFloatCvt 0 0.00% 63.84% # Class of executed instruction 12310488Snilay@cs.wisc.edusystem.cpu.op_class::SimdFloatDiv 0 0.00% 63.84% # Class of executed instruction 12410488Snilay@cs.wisc.edusystem.cpu.op_class::SimdFloatMisc 0 0.00% 63.84% # Class of executed instruction 12510488Snilay@cs.wisc.edusystem.cpu.op_class::SimdFloatMult 0 0.00% 63.84% # Class of executed instruction 12610488Snilay@cs.wisc.edusystem.cpu.op_class::SimdFloatMultAcc 0 0.00% 63.84% # Class of executed instruction 12710488Snilay@cs.wisc.edusystem.cpu.op_class::SimdFloatSqrt 0 0.00% 63.84% # Class of executed instruction 12810488Snilay@cs.wisc.edusystem.cpu.op_class::MemRead 1132 20.12% 83.96% # Class of executed instruction 12910488Snilay@cs.wisc.edusystem.cpu.op_class::MemWrite 902 16.04% 100.00% # Class of executed instruction 13010220Sandreas.hansson@arm.comsystem.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction 13110220Sandreas.hansson@arm.comsystem.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction 13210488Snilay@cs.wisc.edusystem.cpu.op_class::total 5625 # Class of executed instruction 1339838Sandreas.hansson@arm.comsystem.cpu.icache.tags.replacements 13 # number of replacements 13410488Snilay@cs.wisc.edusystem.cpu.icache.tags.tagsinuse 129.108186 # Cycle average of tags in use 13510488Snilay@cs.wisc.edusystem.cpu.icache.tags.total_refs 5331 # Total number of references to valid blocks. 13610488Snilay@cs.wisc.edusystem.cpu.icache.tags.sampled_refs 295 # Sample count of references to valid blocks. 13710488Snilay@cs.wisc.edusystem.cpu.icache.tags.avg_refs 18.071186 # Average number of references to valid blocks. 1389838Sandreas.hansson@arm.comsystem.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 13910488Snilay@cs.wisc.edusystem.cpu.icache.tags.occ_blocks::cpu.inst 129.108186 # Average occupied blocks per requestor 14010488Snilay@cs.wisc.edusystem.cpu.icache.tags.occ_percent::cpu.inst 0.063041 # Average percentage of cache occupancy 14110488Snilay@cs.wisc.edusystem.cpu.icache.tags.occ_percent::total 0.063041 # Average percentage of cache occupancy 14210488Snilay@cs.wisc.edusystem.cpu.icache.tags.occ_task_id_blocks::1024 282 # Occupied blocks per task id 14310488Snilay@cs.wisc.edusystem.cpu.icache.tags.age_task_id_blocks_1024::0 112 # Occupied blocks per task id 14410488Snilay@cs.wisc.edusystem.cpu.icache.tags.age_task_id_blocks_1024::1 170 # Occupied blocks per task id 14510488Snilay@cs.wisc.edusystem.cpu.icache.tags.occ_task_id_percent::1024 0.137695 # Percentage of cache occupancy per task id 14610488Snilay@cs.wisc.edusystem.cpu.icache.tags.tag_accesses 11547 # Number of tag accesses 14710488Snilay@cs.wisc.edusystem.cpu.icache.tags.data_accesses 11547 # Number of data accesses 14810488Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_hits::cpu.inst 5331 # number of ReadReq hits 14910488Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_hits::total 5331 # number of ReadReq hits 15010488Snilay@cs.wisc.edusystem.cpu.icache.demand_hits::cpu.inst 5331 # number of demand (read+write) hits 15110488Snilay@cs.wisc.edusystem.cpu.icache.demand_hits::total 5331 # number of demand (read+write) hits 15210488Snilay@cs.wisc.edusystem.cpu.icache.overall_hits::cpu.inst 5331 # number of overall hits 15310488Snilay@cs.wisc.edusystem.cpu.icache.overall_hits::total 5331 # number of overall hits 15410488Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_misses::cpu.inst 295 # number of ReadReq misses 15510488Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_misses::total 295 # number of ReadReq misses 15610488Snilay@cs.wisc.edusystem.cpu.icache.demand_misses::cpu.inst 295 # number of demand (read+write) misses 15710488Snilay@cs.wisc.edusystem.cpu.icache.demand_misses::total 295 # number of demand (read+write) misses 15810488Snilay@cs.wisc.edusystem.cpu.icache.overall_misses::cpu.inst 295 # number of overall misses 15910488Snilay@cs.wisc.edusystem.cpu.icache.overall_misses::total 295 # number of overall misses 16010488Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_miss_latency::cpu.inst 16141000 # number of ReadReq miss cycles 16110488Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_miss_latency::total 16141000 # number of ReadReq miss cycles 16210488Snilay@cs.wisc.edusystem.cpu.icache.demand_miss_latency::cpu.inst 16141000 # number of demand (read+write) miss cycles 16310488Snilay@cs.wisc.edusystem.cpu.icache.demand_miss_latency::total 16141000 # number of demand (read+write) miss cycles 16410488Snilay@cs.wisc.edusystem.cpu.icache.overall_miss_latency::cpu.inst 16141000 # number of overall miss cycles 16510488Snilay@cs.wisc.edusystem.cpu.icache.overall_miss_latency::total 16141000 # number of overall miss cycles 16610488Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_accesses::cpu.inst 5626 # number of ReadReq accesses(hits+misses) 16710488Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_accesses::total 5626 # number of ReadReq accesses(hits+misses) 16810488Snilay@cs.wisc.edusystem.cpu.icache.demand_accesses::cpu.inst 5626 # number of demand (read+write) accesses 16910488Snilay@cs.wisc.edusystem.cpu.icache.demand_accesses::total 5626 # number of demand (read+write) accesses 17010488Snilay@cs.wisc.edusystem.cpu.icache.overall_accesses::cpu.inst 5626 # number of overall (read+write) accesses 17110488Snilay@cs.wisc.edusystem.cpu.icache.overall_accesses::total 5626 # number of overall (read+write) accesses 17210488Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.052435 # miss rate for ReadReq accesses 17310488Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_miss_rate::total 0.052435 # miss rate for ReadReq accesses 17410488Snilay@cs.wisc.edusystem.cpu.icache.demand_miss_rate::cpu.inst 0.052435 # miss rate for demand accesses 17510488Snilay@cs.wisc.edusystem.cpu.icache.demand_miss_rate::total 0.052435 # miss rate for demand accesses 17610488Snilay@cs.wisc.edusystem.cpu.icache.overall_miss_rate::cpu.inst 0.052435 # miss rate for overall accesses 17710488Snilay@cs.wisc.edusystem.cpu.icache.overall_miss_rate::total 0.052435 # miss rate for overall accesses 17810488Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54715.254237 # average ReadReq miss latency 17910488Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_avg_miss_latency::total 54715.254237 # average ReadReq miss latency 18010488Snilay@cs.wisc.edusystem.cpu.icache.demand_avg_miss_latency::cpu.inst 54715.254237 # average overall miss latency 18110488Snilay@cs.wisc.edusystem.cpu.icache.demand_avg_miss_latency::total 54715.254237 # average overall miss latency 18210488Snilay@cs.wisc.edusystem.cpu.icache.overall_avg_miss_latency::cpu.inst 54715.254237 # average overall miss latency 18310488Snilay@cs.wisc.edusystem.cpu.icache.overall_avg_miss_latency::total 54715.254237 # average overall miss latency 1848540SN/Asystem.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 1858540SN/Asystem.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 1868540SN/Asystem.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 1878540SN/Asystem.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 1888983Snate@binkert.orgsystem.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 1898983Snate@binkert.orgsystem.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 1908540SN/Asystem.cpu.icache.fast_writes 0 # number of fast writes performed 1918540SN/Asystem.cpu.icache.cache_copies 0 # number of cache copies performed 19210488Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 295 # number of ReadReq MSHR misses 19310488Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_misses::total 295 # number of ReadReq MSHR misses 19410488Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_misses::cpu.inst 295 # number of demand (read+write) MSHR misses 19510488Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_misses::total 295 # number of demand (read+write) MSHR misses 19610488Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_misses::cpu.inst 295 # number of overall MSHR misses 19710488Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_misses::total 295 # number of overall MSHR misses 19810488Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 15551000 # number of ReadReq MSHR miss cycles 19910488Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_miss_latency::total 15551000 # number of ReadReq MSHR miss cycles 20010488Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 15551000 # number of demand (read+write) MSHR miss cycles 20110488Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_miss_latency::total 15551000 # number of demand (read+write) MSHR miss cycles 20210488Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 15551000 # number of overall MSHR miss cycles 20310488Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_miss_latency::total 15551000 # number of overall MSHR miss cycles 20410488Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.052435 # mshr miss rate for ReadReq accesses 20510488Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_miss_rate::total 0.052435 # mshr miss rate for ReadReq accesses 20610488Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.052435 # mshr miss rate for demand accesses 20710488Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_miss_rate::total 0.052435 # mshr miss rate for demand accesses 20810488Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.052435 # mshr miss rate for overall accesses 20910488Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_miss_rate::total 0.052435 # mshr miss rate for overall accesses 21010488Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52715.254237 # average ReadReq mshr miss latency 21110488Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52715.254237 # average ReadReq mshr miss latency 21210488Snilay@cs.wisc.edusystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52715.254237 # average overall mshr miss latency 21310488Snilay@cs.wisc.edusystem.cpu.icache.demand_avg_mshr_miss_latency::total 52715.254237 # average overall mshr miss latency 21410488Snilay@cs.wisc.edusystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52715.254237 # average overall mshr miss latency 21510488Snilay@cs.wisc.edusystem.cpu.icache.overall_avg_mshr_miss_latency::total 52715.254237 # average overall mshr miss latency 2168540SN/Asystem.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 2179838Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.replacements 0 # number of replacements 21810488Snilay@cs.wisc.edusystem.cpu.l2cache.tags.tagsinuse 183.724070 # Cycle average of tags in use 2199838Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.total_refs 2 # Total number of references to valid blocks. 22010488Snilay@cs.wisc.edusystem.cpu.l2cache.tags.sampled_refs 380 # Sample count of references to valid blocks. 22110488Snilay@cs.wisc.edusystem.cpu.l2cache.tags.avg_refs 0.005263 # Average number of references to valid blocks. 2229838Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 22310488Snilay@cs.wisc.edusystem.cpu.l2cache.tags.occ_blocks::cpu.inst 130.264551 # Average occupied blocks per requestor 22410488Snilay@cs.wisc.edusystem.cpu.l2cache.tags.occ_blocks::cpu.data 53.459518 # Average occupied blocks per requestor 22510488Snilay@cs.wisc.edusystem.cpu.l2cache.tags.occ_percent::cpu.inst 0.003975 # Average percentage of cache occupancy 22610488Snilay@cs.wisc.edusystem.cpu.l2cache.tags.occ_percent::cpu.data 0.001631 # Average percentage of cache occupancy 22710488Snilay@cs.wisc.edusystem.cpu.l2cache.tags.occ_percent::total 0.005607 # Average percentage of cache occupancy 22810488Snilay@cs.wisc.edusystem.cpu.l2cache.tags.occ_task_id_blocks::1024 380 # Occupied blocks per task id 22910488Snilay@cs.wisc.edusystem.cpu.l2cache.tags.age_task_id_blocks_1024::0 138 # Occupied blocks per task id 23010488Snilay@cs.wisc.edusystem.cpu.l2cache.tags.age_task_id_blocks_1024::1 242 # Occupied blocks per task id 23110488Snilay@cs.wisc.edusystem.cpu.l2cache.tags.occ_task_id_percent::1024 0.011597 # Percentage of cache occupancy per task id 23210488Snilay@cs.wisc.edusystem.cpu.l2cache.tags.tag_accesses 3886 # Number of tag accesses 23310488Snilay@cs.wisc.edusystem.cpu.l2cache.tags.data_accesses 3886 # Number of data accesses 2348835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_hits::cpu.inst 2 # number of ReadReq hits 2358835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_hits::total 2 # number of ReadReq hits 2368835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_hits::cpu.inst 2 # number of demand (read+write) hits 2378835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_hits::total 2 # number of demand (read+write) hits 2388835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_hits::cpu.inst 2 # number of overall hits 2398835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_hits::total 2 # number of overall hits 24010488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_misses::cpu.inst 293 # number of ReadReq misses 2418835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_misses::cpu.data 87 # number of ReadReq misses 24210488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_misses::total 380 # number of ReadReq misses 24310488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_misses::cpu.data 50 # number of ReadExReq misses 24410488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_misses::total 50 # number of ReadExReq misses 24510488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_misses::cpu.inst 293 # number of demand (read+write) misses 24610488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_misses::cpu.data 137 # number of demand (read+write) misses 24710488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_misses::total 430 # number of demand (read+write) misses 24810488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_misses::cpu.inst 293 # number of overall misses 24910488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_misses::cpu.data 137 # number of overall misses 25010488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_misses::total 430 # number of overall misses 25110488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_miss_latency::cpu.inst 15236000 # number of ReadReq miss cycles 2528835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.data 4524000 # number of ReadReq miss cycles 25310488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_miss_latency::total 19760000 # number of ReadReq miss cycles 25410488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2600000 # number of ReadExReq miss cycles 25510488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_miss_latency::total 2600000 # number of ReadExReq miss cycles 25610488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_miss_latency::cpu.inst 15236000 # number of demand (read+write) miss cycles 25710488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_miss_latency::cpu.data 7124000 # number of demand (read+write) miss cycles 25810488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_miss_latency::total 22360000 # number of demand (read+write) miss cycles 25910488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_miss_latency::cpu.inst 15236000 # number of overall miss cycles 26010488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_miss_latency::cpu.data 7124000 # number of overall miss cycles 26110488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_miss_latency::total 22360000 # number of overall miss cycles 26210488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_accesses::cpu.inst 295 # number of ReadReq accesses(hits+misses) 2638835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_accesses::cpu.data 87 # number of ReadReq accesses(hits+misses) 26410488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_accesses::total 382 # number of ReadReq accesses(hits+misses) 26510488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_accesses::cpu.data 50 # number of ReadExReq accesses(hits+misses) 26610488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_accesses::total 50 # number of ReadExReq accesses(hits+misses) 26710488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_accesses::cpu.inst 295 # number of demand (read+write) accesses 26810488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_accesses::cpu.data 137 # number of demand (read+write) accesses 26910488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_accesses::total 432 # number of demand (read+write) accesses 27010488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_accesses::cpu.inst 295 # number of overall (read+write) accesses 27110488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_accesses::cpu.data 137 # number of overall (read+write) accesses 27210488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_accesses::total 432 # number of overall (read+write) accesses 27310488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.993220 # miss rate for ReadReq accesses 2748835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses 27510488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_miss_rate::total 0.994764 # miss rate for ReadReq accesses 2768835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses 2779055Ssaidi@eecs.umich.edusystem.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses 27810488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.993220 # miss rate for demand accesses 2798835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses 28010488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_miss_rate::total 0.995370 # miss rate for demand accesses 28110488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.993220 # miss rate for overall accesses 2828835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses 28310488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_miss_rate::total 0.995370 # miss rate for overall accesses 2848835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52000 # average ReadReq miss latency 2858835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000 # average ReadReq miss latency 2869055Ssaidi@eecs.umich.edusystem.cpu.l2cache.ReadReq_avg_miss_latency::total 52000 # average ReadReq miss latency 2878835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000 # average ReadExReq miss latency 2889055Ssaidi@eecs.umich.edusystem.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000 # average ReadExReq miss latency 2898835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52000 # average overall miss latency 2908835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000 # average overall miss latency 2919055Ssaidi@eecs.umich.edusystem.cpu.l2cache.demand_avg_miss_latency::total 52000 # average overall miss latency 2928835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52000 # average overall miss latency 2938835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000 # average overall miss latency 2949055Ssaidi@eecs.umich.edusystem.cpu.l2cache.overall_avg_miss_latency::total 52000 # average overall miss latency 2958540SN/Asystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 2968540SN/Asystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 2978540SN/Asystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 2988540SN/Asystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 2998983Snate@binkert.orgsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 3008983Snate@binkert.orgsystem.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 3018540SN/Asystem.cpu.l2cache.fast_writes 0 # number of fast writes performed 3023041SN/Asystem.cpu.l2cache.cache_copies 0 # number of cache copies performed 30310488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 293 # number of ReadReq MSHR misses 3048835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.data 87 # number of ReadReq MSHR misses 30510488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_misses::total 380 # number of ReadReq MSHR misses 30610488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 50 # number of ReadExReq MSHR misses 30710488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_misses::total 50 # number of ReadExReq MSHR misses 30810488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_misses::cpu.inst 293 # number of demand (read+write) MSHR misses 30910488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_misses::cpu.data 137 # number of demand (read+write) MSHR misses 31010488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_misses::total 430 # number of demand (read+write) MSHR misses 31110488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_misses::cpu.inst 293 # number of overall MSHR misses 31210488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_misses::cpu.data 137 # number of overall MSHR misses 31310488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_misses::total 430 # number of overall MSHR misses 31410488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 11720000 # number of ReadReq MSHR miss cycles 3158835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3480000 # number of ReadReq MSHR miss cycles 31610488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_miss_latency::total 15200000 # number of ReadReq MSHR miss cycles 31710488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2000000 # number of ReadExReq MSHR miss cycles 31810488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2000000 # number of ReadExReq MSHR miss cycles 31910488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 11720000 # number of demand (read+write) MSHR miss cycles 32010488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5480000 # number of demand (read+write) MSHR miss cycles 32110488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_miss_latency::total 17200000 # number of demand (read+write) MSHR miss cycles 32210488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 11720000 # number of overall MSHR miss cycles 32310488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5480000 # number of overall MSHR miss cycles 32410488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_miss_latency::total 17200000 # number of overall MSHR miss cycles 32510488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.993220 # mshr miss rate for ReadReq accesses 3268835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses 32710488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.994764 # mshr miss rate for ReadReq accesses 3288835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses 3299055Ssaidi@eecs.umich.edusystem.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses 33010488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.993220 # mshr miss rate for demand accesses 3318835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses 33210488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_miss_rate::total 0.995370 # mshr miss rate for demand accesses 33310488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.993220 # mshr miss rate for overall accesses 3348835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses 33510488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_miss_rate::total 0.995370 # mshr miss rate for overall accesses 3368835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40000 # average ReadReq mshr miss latency 3378835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency 3389055Ssaidi@eecs.umich.edusystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000 # average ReadReq mshr miss latency 3398835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency 3409055Ssaidi@eecs.umich.edusystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency 3418835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency 3428835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency 3439055Ssaidi@eecs.umich.edusystem.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency 3448835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency 3458835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency 3469055Ssaidi@eecs.umich.edusystem.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency 3478540SN/Asystem.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 3489838Sandreas.hansson@arm.comsystem.cpu.dcache.tags.replacements 0 # number of replacements 34910488Snilay@cs.wisc.edusystem.cpu.dcache.tags.tagsinuse 86.158665 # Cycle average of tags in use 35010488Snilay@cs.wisc.edusystem.cpu.dcache.tags.total_refs 1896 # Total number of references to valid blocks. 35110488Snilay@cs.wisc.edusystem.cpu.dcache.tags.sampled_refs 137 # Sample count of references to valid blocks. 35210488Snilay@cs.wisc.edusystem.cpu.dcache.tags.avg_refs 13.839416 # Average number of references to valid blocks. 3539838Sandreas.hansson@arm.comsystem.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 35410488Snilay@cs.wisc.edusystem.cpu.dcache.tags.occ_blocks::cpu.data 86.158665 # Average occupied blocks per requestor 35510488Snilay@cs.wisc.edusystem.cpu.dcache.tags.occ_percent::cpu.data 0.021035 # Average percentage of cache occupancy 35610488Snilay@cs.wisc.edusystem.cpu.dcache.tags.occ_percent::total 0.021035 # Average percentage of cache occupancy 35710488Snilay@cs.wisc.edusystem.cpu.dcache.tags.occ_task_id_blocks::1024 137 # Occupied blocks per task id 35810488Snilay@cs.wisc.edusystem.cpu.dcache.tags.age_task_id_blocks_1024::0 26 # Occupied blocks per task id 35910488Snilay@cs.wisc.edusystem.cpu.dcache.tags.age_task_id_blocks_1024::1 111 # Occupied blocks per task id 36010488Snilay@cs.wisc.edusystem.cpu.dcache.tags.occ_task_id_percent::1024 0.033447 # Percentage of cache occupancy per task id 36110488Snilay@cs.wisc.edusystem.cpu.dcache.tags.tag_accesses 4203 # Number of tag accesses 36210488Snilay@cs.wisc.edusystem.cpu.dcache.tags.data_accesses 4203 # Number of data accesses 36310488Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_hits::cpu.data 1045 # number of ReadReq hits 36410488Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_hits::total 1045 # number of ReadReq hits 36510488Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_hits::cpu.data 851 # number of WriteReq hits 36610488Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_hits::total 851 # number of WriteReq hits 36710488Snilay@cs.wisc.edusystem.cpu.dcache.demand_hits::cpu.data 1896 # number of demand (read+write) hits 36810488Snilay@cs.wisc.edusystem.cpu.dcache.demand_hits::total 1896 # number of demand (read+write) hits 36910488Snilay@cs.wisc.edusystem.cpu.dcache.overall_hits::cpu.data 1896 # number of overall hits 37010488Snilay@cs.wisc.edusystem.cpu.dcache.overall_hits::total 1896 # number of overall hits 3719481Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_misses::cpu.data 87 # number of ReadReq misses 3729481Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_misses::total 87 # number of ReadReq misses 37310488Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_misses::cpu.data 50 # number of WriteReq misses 37410488Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_misses::total 50 # number of WriteReq misses 37510488Snilay@cs.wisc.edusystem.cpu.dcache.demand_misses::cpu.data 137 # number of demand (read+write) misses 37610488Snilay@cs.wisc.edusystem.cpu.dcache.demand_misses::total 137 # number of demand (read+write) misses 37710488Snilay@cs.wisc.edusystem.cpu.dcache.overall_misses::cpu.data 137 # number of overall misses 37810488Snilay@cs.wisc.edusystem.cpu.dcache.overall_misses::total 137 # number of overall misses 3799481Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_miss_latency::cpu.data 4785000 # number of ReadReq miss cycles 3809481Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_miss_latency::total 4785000 # number of ReadReq miss cycles 38110488Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_miss_latency::cpu.data 2750000 # number of WriteReq miss cycles 38210488Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_miss_latency::total 2750000 # number of WriteReq miss cycles 38310488Snilay@cs.wisc.edusystem.cpu.dcache.demand_miss_latency::cpu.data 7535000 # number of demand (read+write) miss cycles 38410488Snilay@cs.wisc.edusystem.cpu.dcache.demand_miss_latency::total 7535000 # number of demand (read+write) miss cycles 38510488Snilay@cs.wisc.edusystem.cpu.dcache.overall_miss_latency::cpu.data 7535000 # number of overall miss cycles 38610488Snilay@cs.wisc.edusystem.cpu.dcache.overall_miss_latency::total 7535000 # number of overall miss cycles 38710488Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_accesses::cpu.data 1132 # number of ReadReq accesses(hits+misses) 38810488Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_accesses::total 1132 # number of ReadReq accesses(hits+misses) 38910488Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_accesses::cpu.data 901 # number of WriteReq accesses(hits+misses) 39010488Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_accesses::total 901 # number of WriteReq accesses(hits+misses) 39110488Snilay@cs.wisc.edusystem.cpu.dcache.demand_accesses::cpu.data 2033 # number of demand (read+write) accesses 39210488Snilay@cs.wisc.edusystem.cpu.dcache.demand_accesses::total 2033 # number of demand (read+write) accesses 39310488Snilay@cs.wisc.edusystem.cpu.dcache.overall_accesses::cpu.data 2033 # number of overall (read+write) accesses 39410488Snilay@cs.wisc.edusystem.cpu.dcache.overall_accesses::total 2033 # number of overall (read+write) accesses 39510488Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.076855 # miss rate for ReadReq accesses 39610488Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_miss_rate::total 0.076855 # miss rate for ReadReq accesses 39710488Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.055494 # miss rate for WriteReq accesses 39810488Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_miss_rate::total 0.055494 # miss rate for WriteReq accesses 39910488Snilay@cs.wisc.edusystem.cpu.dcache.demand_miss_rate::cpu.data 0.067388 # miss rate for demand accesses 40010488Snilay@cs.wisc.edusystem.cpu.dcache.demand_miss_rate::total 0.067388 # miss rate for demand accesses 40110488Snilay@cs.wisc.edusystem.cpu.dcache.overall_miss_rate::cpu.data 0.067388 # miss rate for overall accesses 40210488Snilay@cs.wisc.edusystem.cpu.dcache.overall_miss_rate::total 0.067388 # miss rate for overall accesses 4039481Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55000 # average ReadReq miss latency 4049481Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_avg_miss_latency::total 55000 # average ReadReq miss latency 4059481Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55000 # average WriteReq miss latency 4069481Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_avg_miss_latency::total 55000 # average WriteReq miss latency 4079481Snilay@cs.wisc.edusystem.cpu.dcache.demand_avg_miss_latency::cpu.data 55000 # average overall miss latency 4089481Snilay@cs.wisc.edusystem.cpu.dcache.demand_avg_miss_latency::total 55000 # average overall miss latency 4099481Snilay@cs.wisc.edusystem.cpu.dcache.overall_avg_miss_latency::cpu.data 55000 # average overall miss latency 4109481Snilay@cs.wisc.edusystem.cpu.dcache.overall_avg_miss_latency::total 55000 # average overall miss latency 4119481Snilay@cs.wisc.edusystem.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 4129481Snilay@cs.wisc.edusystem.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 4139481Snilay@cs.wisc.edusystem.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 4149481Snilay@cs.wisc.edusystem.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 4159481Snilay@cs.wisc.edusystem.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 4169481Snilay@cs.wisc.edusystem.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 4179481Snilay@cs.wisc.edusystem.cpu.dcache.fast_writes 0 # number of fast writes performed 4189481Snilay@cs.wisc.edusystem.cpu.dcache.cache_copies 0 # number of cache copies performed 4199481Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 87 # number of ReadReq MSHR misses 4209481Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_misses::total 87 # number of ReadReq MSHR misses 42110488Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 50 # number of WriteReq MSHR misses 42210488Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_misses::total 50 # number of WriteReq MSHR misses 42310488Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_misses::cpu.data 137 # number of demand (read+write) MSHR misses 42410488Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_misses::total 137 # number of demand (read+write) MSHR misses 42510488Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_misses::cpu.data 137 # number of overall MSHR misses 42610488Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_misses::total 137 # number of overall MSHR misses 4279481Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4611000 # number of ReadReq MSHR miss cycles 4289481Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_miss_latency::total 4611000 # number of ReadReq MSHR miss cycles 42910488Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2650000 # number of WriteReq MSHR miss cycles 43010488Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_miss_latency::total 2650000 # number of WriteReq MSHR miss cycles 43110488Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 7261000 # number of demand (read+write) MSHR miss cycles 43210488Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_miss_latency::total 7261000 # number of demand (read+write) MSHR miss cycles 43310488Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 7261000 # number of overall MSHR miss cycles 43410488Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_miss_latency::total 7261000 # number of overall MSHR miss cycles 43510488Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.076855 # mshr miss rate for ReadReq accesses 43610488Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_miss_rate::total 0.076855 # mshr miss rate for ReadReq accesses 43710488Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.055494 # mshr miss rate for WriteReq accesses 43810488Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_miss_rate::total 0.055494 # mshr miss rate for WriteReq accesses 43910488Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.067388 # mshr miss rate for demand accesses 44010488Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_miss_rate::total 0.067388 # mshr miss rate for demand accesses 44110488Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.067388 # mshr miss rate for overall accesses 44210488Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_miss_rate::total 0.067388 # mshr miss rate for overall accesses 4439481Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53000 # average ReadReq mshr miss latency 4449481Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53000 # average ReadReq mshr miss latency 4459481Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53000 # average WriteReq mshr miss latency 4469481Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53000 # average WriteReq mshr miss latency 4479481Snilay@cs.wisc.edusystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53000 # average overall mshr miss latency 4489481Snilay@cs.wisc.edusystem.cpu.dcache.demand_avg_mshr_miss_latency::total 53000 # average overall mshr miss latency 4499481Snilay@cs.wisc.edusystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53000 # average overall mshr miss latency 4509481Snilay@cs.wisc.edusystem.cpu.dcache.overall_avg_mshr_miss_latency::total 53000 # average overall mshr miss latency 4519481Snilay@cs.wisc.edusystem.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 45210488Snilay@cs.wisc.edusystem.cpu.toL2Bus.trans_dist::ReadReq 382 # Transaction distribution 45310488Snilay@cs.wisc.edusystem.cpu.toL2Bus.trans_dist::ReadResp 382 # Transaction distribution 45410488Snilay@cs.wisc.edusystem.cpu.toL2Bus.trans_dist::ReadExReq 50 # Transaction distribution 45510488Snilay@cs.wisc.edusystem.cpu.toL2Bus.trans_dist::ReadExResp 50 # Transaction distribution 45610488Snilay@cs.wisc.edusystem.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 590 # Packet count per connected master and slave (bytes) 45710488Snilay@cs.wisc.edusystem.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 274 # Packet count per connected master and slave (bytes) 45810488Snilay@cs.wisc.edusystem.cpu.toL2Bus.pkt_count::total 864 # Packet count per connected master and slave (bytes) 45910488Snilay@cs.wisc.edusystem.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 18880 # Cumulative packet size per connected master and slave (bytes) 46010488Snilay@cs.wisc.edusystem.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 8768 # Cumulative packet size per connected master and slave (bytes) 46110488Snilay@cs.wisc.edusystem.cpu.toL2Bus.pkt_size::total 27648 # Cumulative packet size per connected master and slave (bytes) 46210409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoops 0 # Total snoops (count) 46310488Snilay@cs.wisc.edusystem.cpu.toL2Bus.snoop_fanout::samples 432 # Request fanout histogram 46410409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram 46510409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram 46610409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 46710409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 46810488Snilay@cs.wisc.edusystem.cpu.toL2Bus.snoop_fanout::1 432 100.00% 100.00% # Request fanout histogram 46910409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 47010409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 47110409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram 47210409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram 47310488Snilay@cs.wisc.edusystem.cpu.toL2Bus.snoop_fanout::total 432 # Request fanout histogram 47410488Snilay@cs.wisc.edusystem.cpu.toL2Bus.reqLayer0.occupancy 216000 # Layer occupancy (ticks) 4759729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.reqLayer0.utilization 0.7 # Layer utilization (%) 47610488Snilay@cs.wisc.edusystem.cpu.toL2Bus.respLayer0.occupancy 442500 # Layer occupancy (ticks) 4779729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer0.utilization 1.4 # Layer utilization (%) 47810488Snilay@cs.wisc.edusystem.cpu.toL2Bus.respLayer1.occupancy 205500 # Layer occupancy (ticks) 4799729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer1.utilization 0.7 # Layer utilization (%) 4803021SN/A 4813021SN/A---------- End Simulation Statistics ---------- 482