stats.txt revision 9729
16039SN/A 26039SN/A---------- Begin Simulation Statistics ---------- 39729Sandreas.hansson@arm.comsim_seconds 0.000022 # Number of seconds simulated 49729Sandreas.hansson@arm.comsim_ticks 21759500 # Number of ticks simulated 59729Sandreas.hansson@arm.comfinal_tick 21759500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 68428SN/Asim_freq 1000000000000 # Frequency of simulated ticks 79729Sandreas.hansson@arm.comhost_inst_rate 43168 # Simulator instruction rate (inst/s) 89729Sandreas.hansson@arm.comhost_op_rate 43158 # Simulator op (including micro ops) rate (op/s) 99729Sandreas.hansson@arm.comhost_tick_rate 182102261 # Simulator tick rate (ticks/s) 109729Sandreas.hansson@arm.comhost_mem_usage 228268 # Number of bytes of host memory used 119729Sandreas.hansson@arm.comhost_seconds 0.12 # Real time elapsed on the host 129150SAli.Saidi@ARM.comsim_insts 5156 # Number of instructions simulated 139150SAli.Saidi@ARM.comsim_ops 5156 # Number of ops (including micro ops) simulated 149490Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu.inst 21504 # Number of bytes read from this memory 159490Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu.data 9088 # Number of bytes read from this memory 169490Sandreas.hansson@arm.comsystem.physmem.bytes_read::total 30592 # Number of bytes read from this memory 179490Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::cpu.inst 21504 # Number of instructions bytes read from this memory 189490Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::total 21504 # Number of instructions bytes read from this memory 199490Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu.inst 336 # Number of read requests responded to by this memory 209490Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu.data 142 # Number of read requests responded to by this memory 219490Sandreas.hansson@arm.comsystem.physmem.num_reads::total 478 # Number of read requests responded to by this memory 229729Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.inst 988258002 # Total read bandwidth from this memory (bytes/s) 239729Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.data 417656656 # Total read bandwidth from this memory (bytes/s) 249729Sandreas.hansson@arm.comsystem.physmem.bw_read::total 1405914658 # Total read bandwidth from this memory (bytes/s) 259729Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::cpu.inst 988258002 # Instruction read bandwidth from this memory (bytes/s) 269729Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::total 988258002 # Instruction read bandwidth from this memory (bytes/s) 279729Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.inst 988258002 # Total bandwidth to/from this memory (bytes/s) 289729Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.data 417656656 # Total bandwidth to/from this memory (bytes/s) 299729Sandreas.hansson@arm.comsystem.physmem.bw_total::total 1405914658 # Total bandwidth to/from this memory (bytes/s) 309490Sandreas.hansson@arm.comsystem.physmem.readReqs 478 # Total number of read requests seen 319312Sandreas.hansson@arm.comsystem.physmem.writeReqs 0 # Total number of write requests seen 329490Sandreas.hansson@arm.comsystem.physmem.cpureqs 478 # Reqs generatd by CPU via cache - shady 339490Sandreas.hansson@arm.comsystem.physmem.bytesRead 30592 # Total number of bytes read from memory 349312Sandreas.hansson@arm.comsystem.physmem.bytesWritten 0 # Total number of bytes written to memory 359490Sandreas.hansson@arm.comsystem.physmem.bytesConsumedRd 30592 # bytesRead derated as per pkt->getSize() 369312Sandreas.hansson@arm.comsystem.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize() 379312Sandreas.hansson@arm.comsystem.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q 389312Sandreas.hansson@arm.comsystem.physmem.neitherReadNorWrite 0 # Reqs where no action is needed 399729Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::0 30 # Track reads on a per bank basis 409729Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::1 0 # Track reads on a per bank basis 419729Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::2 1 # Track reads on a per bank basis 429729Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::3 0 # Track reads on a per bank basis 439729Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::4 7 # Track reads on a per bank basis 449729Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::5 3 # Track reads on a per bank basis 459729Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::6 13 # Track reads on a per bank basis 469729Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::7 54 # Track reads on a per bank basis 479729Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::8 64 # Track reads on a per bank basis 489729Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::9 77 # Track reads on a per bank basis 499729Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::10 44 # Track reads on a per bank basis 509729Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::11 20 # Track reads on a per bank basis 519729Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::12 51 # Track reads on a per bank basis 529729Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::13 29 # Track reads on a per bank basis 539729Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::14 77 # Track reads on a per bank basis 549729Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::15 8 # Track reads on a per bank basis 559312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::0 0 # Track writes on a per bank basis 569312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::1 0 # Track writes on a per bank basis 579312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::2 0 # Track writes on a per bank basis 589312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::3 0 # Track writes on a per bank basis 599312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::4 0 # Track writes on a per bank basis 609312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::5 0 # Track writes on a per bank basis 619312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::6 0 # Track writes on a per bank basis 629312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::7 0 # Track writes on a per bank basis 639312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::8 0 # Track writes on a per bank basis 649312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::9 0 # Track writes on a per bank basis 659312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::10 0 # Track writes on a per bank basis 669312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::11 0 # Track writes on a per bank basis 679312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::12 0 # Track writes on a per bank basis 689312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::13 0 # Track writes on a per bank basis 699312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::14 0 # Track writes on a per bank basis 709312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis 719312Sandreas.hansson@arm.comsystem.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry 729312Sandreas.hansson@arm.comsystem.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry 739729Sandreas.hansson@arm.comsystem.physmem.totGap 21680500 # Total gap between requests 749312Sandreas.hansson@arm.comsystem.physmem.readPktSize::0 0 # Categorize read packet sizes 759312Sandreas.hansson@arm.comsystem.physmem.readPktSize::1 0 # Categorize read packet sizes 769312Sandreas.hansson@arm.comsystem.physmem.readPktSize::2 0 # Categorize read packet sizes 779312Sandreas.hansson@arm.comsystem.physmem.readPktSize::3 0 # Categorize read packet sizes 789312Sandreas.hansson@arm.comsystem.physmem.readPktSize::4 0 # Categorize read packet sizes 799312Sandreas.hansson@arm.comsystem.physmem.readPktSize::5 0 # Categorize read packet sizes 809490Sandreas.hansson@arm.comsystem.physmem.readPktSize::6 478 # Categorize read packet sizes 819568Sandreas.hansson@arm.comsystem.physmem.writePktSize::0 0 # Categorize write packet sizes 829568Sandreas.hansson@arm.comsystem.physmem.writePktSize::1 0 # Categorize write packet sizes 839568Sandreas.hansson@arm.comsystem.physmem.writePktSize::2 0 # Categorize write packet sizes 849568Sandreas.hansson@arm.comsystem.physmem.writePktSize::3 0 # Categorize write packet sizes 859568Sandreas.hansson@arm.comsystem.physmem.writePktSize::4 0 # Categorize write packet sizes 869568Sandreas.hansson@arm.comsystem.physmem.writePktSize::5 0 # Categorize write packet sizes 879568Sandreas.hansson@arm.comsystem.physmem.writePktSize::6 0 # Categorize write packet sizes 889729Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::0 284 # What read queue length does an incoming req see 899729Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::1 132 # What read queue length does an incoming req see 909729Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::2 43 # What read queue length does an incoming req see 919729Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::3 16 # What read queue length does an incoming req see 929729Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::4 3 # What read queue length does an incoming req see 939322Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see 949312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see 959312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 969312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 979312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 989312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 999312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see 1009312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see 1019312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see 1029312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 1039312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 1049312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 1059312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 1069312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 1079312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 1089312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 1099312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 1109312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 1119312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 1129312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 1139312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 1149312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 1159312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 1169312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 1179312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 1189312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 1199312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 1209312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see 1219312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see 1229312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see 1239312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see 1249312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see 1259312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see 1269312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see 1279312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see 1289312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see 1299312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see 1309312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see 1319312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see 1329312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see 1339312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see 1349312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see 1359312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see 1369312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see 1379312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see 1389312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see 1399312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see 1409312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see 1419312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see 1429312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see 1439312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see 1449312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see 1459312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see 1469312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see 1479312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see 1489312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see 1499312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see 1509312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see 1519312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see 1529729Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::samples 103 # Bytes accessed per row activation 1539729Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::mean 242.330097 # Bytes accessed per row activation 1549729Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::gmean 156.624939 # Bytes accessed per row activation 1559729Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::stdev 303.862985 # Bytes accessed per row activation 1569729Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::64 39 37.86% 37.86% # Bytes accessed per row activation 1579729Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::128 15 14.56% 52.43% # Bytes accessed per row activation 1589729Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::192 16 15.53% 67.96% # Bytes accessed per row activation 1599729Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::256 7 6.80% 74.76% # Bytes accessed per row activation 1609729Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::320 8 7.77% 82.52% # Bytes accessed per row activation 1619729Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::384 2 1.94% 84.47% # Bytes accessed per row activation 1629729Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::448 4 3.88% 88.35% # Bytes accessed per row activation 1639729Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::512 1 0.97% 89.32% # Bytes accessed per row activation 1649729Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::576 4 3.88% 93.20% # Bytes accessed per row activation 1659729Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::704 1 0.97% 94.17% # Bytes accessed per row activation 1669729Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::832 2 1.94% 96.12% # Bytes accessed per row activation 1679729Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::960 1 0.97% 97.09% # Bytes accessed per row activation 1689729Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1024 2 1.94% 99.03% # Bytes accessed per row activation 1699729Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::2368 1 0.97% 100.00% # Bytes accessed per row activation 1709729Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::total 103 # Bytes accessed per row activation 1719729Sandreas.hansson@arm.comsystem.physmem.totQLat 2435500 # Total cycles spent in queuing delays 1729729Sandreas.hansson@arm.comsystem.physmem.totMemAccLat 13501750 # Sum of mem lat for all requests 1739490Sandreas.hansson@arm.comsystem.physmem.totBusLat 2390000 # Total cycles spent in databus access 1749729Sandreas.hansson@arm.comsystem.physmem.totBankLat 8676250 # Total cycles spent in bank access 1759729Sandreas.hansson@arm.comsystem.physmem.avgQLat 5095.19 # Average queueing delay per request 1769729Sandreas.hansson@arm.comsystem.physmem.avgBankLat 18151.15 # Average bank access latency per request 1779490Sandreas.hansson@arm.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per request 1789729Sandreas.hansson@arm.comsystem.physmem.avgMemAccLat 28246.34 # Average memory access latency 1799729Sandreas.hansson@arm.comsystem.physmem.avgRdBW 1405.91 # Average achieved read bandwidth in MB/s 1809312Sandreas.hansson@arm.comsystem.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s 1819729Sandreas.hansson@arm.comsystem.physmem.avgConsumedRdBW 1405.91 # Average consumed read bandwidth in MB/s 1829312Sandreas.hansson@arm.comsystem.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s 1839490Sandreas.hansson@arm.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s 1849729Sandreas.hansson@arm.comsystem.physmem.busUtil 10.98 # Data bus utilization in percentage 1859729Sandreas.hansson@arm.comsystem.physmem.avgRdQLen 0.62 # Average read queue length over time 1869312Sandreas.hansson@arm.comsystem.physmem.avgWrQLen 0.00 # Average write queue length over time 1879729Sandreas.hansson@arm.comsystem.physmem.readRowHits 375 # Number of row buffer hits during reads 1889312Sandreas.hansson@arm.comsystem.physmem.writeRowHits 0 # Number of row buffer hits during writes 1899729Sandreas.hansson@arm.comsystem.physmem.readRowHitRate 78.45 # Row buffer hit rate for reads 1909312Sandreas.hansson@arm.comsystem.physmem.writeRowHitRate nan # Row buffer hit rate for writes 1919729Sandreas.hansson@arm.comsystem.physmem.avgGap 45356.69 # Average gap between requests 1929729Sandreas.hansson@arm.comsystem.membus.throughput 1405914658 # Throughput (bytes/s) 1939729Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadReq 427 # Transaction distribution 1949729Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadResp 427 # Transaction distribution 1959729Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExReq 51 # Transaction distribution 1969729Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExResp 51 # Transaction distribution 1979729Sandreas.hansson@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side 956 # Packet count per connected master and slave (bytes) 1989729Sandreas.hansson@arm.comsystem.membus.pkt_count 956 # Packet count per connected master and slave (bytes) 1999729Sandreas.hansson@arm.comsystem.membus.tot_pkt_size_system.cpu.l2cache.mem_side 30592 # Cumulative packet size per connected master and slave (bytes) 2009729Sandreas.hansson@arm.comsystem.membus.tot_pkt_size 30592 # Cumulative packet size per connected master and slave (bytes) 2019729Sandreas.hansson@arm.comsystem.membus.data_through_bus 30592 # Total data (bytes) 2029729Sandreas.hansson@arm.comsystem.membus.snoop_data_through_bus 0 # Total snoop data (bytes) 2039729Sandreas.hansson@arm.comsystem.membus.reqLayer0.occupancy 590000 # Layer occupancy (ticks) 2049729Sandreas.hansson@arm.comsystem.membus.reqLayer0.utilization 2.7 # Layer utilization (%) 2059729Sandreas.hansson@arm.comsystem.membus.respLayer1.occupancy 4475750 # Layer occupancy (ticks) 2069729Sandreas.hansson@arm.comsystem.membus.respLayer1.utilization 20.6 # Layer utilization (%) 2079729Sandreas.hansson@arm.comsystem.cpu.branchPred.lookups 2196 # Number of BP lookups 2089729Sandreas.hansson@arm.comsystem.cpu.branchPred.condPredicted 1494 # Number of conditional branches predicted 2099729Sandreas.hansson@arm.comsystem.cpu.branchPred.condIncorrect 438 # Number of conditional branches incorrect 2109729Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBLookups 1671 # Number of BTB lookups 2119729Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBHits 505 # Number of BTB hits 2129481Snilay@cs.wisc.edusystem.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 2139729Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBHitPct 30.221424 # BTB Hit Percentage 2149729Sandreas.hansson@arm.comsystem.cpu.branchPred.usedRAS 262 # Number of times the RAS was used to get a target. 2159729Sandreas.hansson@arm.comsystem.cpu.branchPred.RASInCorrect 68 # Number of incorrect RAS predictions. 2168428SN/Asystem.cpu.dtb.read_hits 0 # DTB read hits 2178428SN/Asystem.cpu.dtb.read_misses 0 # DTB read misses 2188428SN/Asystem.cpu.dtb.read_accesses 0 # DTB read accesses 2198428SN/Asystem.cpu.dtb.write_hits 0 # DTB write hits 2208428SN/Asystem.cpu.dtb.write_misses 0 # DTB write misses 2218428SN/Asystem.cpu.dtb.write_accesses 0 # DTB write accesses 2226039SN/Asystem.cpu.dtb.hits 0 # DTB hits 2236039SN/Asystem.cpu.dtb.misses 0 # DTB misses 2248428SN/Asystem.cpu.dtb.accesses 0 # DTB accesses 2258428SN/Asystem.cpu.itb.read_hits 0 # DTB read hits 2268428SN/Asystem.cpu.itb.read_misses 0 # DTB read misses 2278428SN/Asystem.cpu.itb.read_accesses 0 # DTB read accesses 2288428SN/Asystem.cpu.itb.write_hits 0 # DTB write hits 2298428SN/Asystem.cpu.itb.write_misses 0 # DTB write misses 2308428SN/Asystem.cpu.itb.write_accesses 0 # DTB write accesses 2318428SN/Asystem.cpu.itb.hits 0 # DTB hits 2328428SN/Asystem.cpu.itb.misses 0 # DTB misses 2338428SN/Asystem.cpu.itb.accesses 0 # DTB accesses 2348428SN/Asystem.cpu.workload.num_syscalls 8 # Number of system calls 2359729Sandreas.hansson@arm.comsystem.cpu.numCycles 43520 # number of cpu cycles simulated 2368428SN/Asystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 2378428SN/Asystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 2389729Sandreas.hansson@arm.comsystem.cpu.fetch.icacheStallCycles 8865 # Number of cycles fetch is stalled on an Icache miss 2399729Sandreas.hansson@arm.comsystem.cpu.fetch.Insts 13232 # Number of instructions fetch has processed 2409729Sandreas.hansson@arm.comsystem.cpu.fetch.Branches 2196 # Number of branches that fetch encountered 2419729Sandreas.hansson@arm.comsystem.cpu.fetch.predictedBranches 767 # Number of branches that fetch has predicted taken 2429729Sandreas.hansson@arm.comsystem.cpu.fetch.Cycles 3240 # Number of cycles fetch has run and was not squashing or blocked 2439729Sandreas.hansson@arm.comsystem.cpu.fetch.SquashCycles 1388 # Number of cycles fetch has spent squashing 2449729Sandreas.hansson@arm.comsystem.cpu.fetch.BlockedCycles 1327 # Number of cycles fetch has spent blocked 2459322Sandreas.hansson@arm.comsystem.cpu.fetch.PendingTrapStallCycles 143 # Number of stall cycles due to pending traps 2469729Sandreas.hansson@arm.comsystem.cpu.fetch.CacheLines 1994 # Number of cache lines fetched 2479729Sandreas.hansson@arm.comsystem.cpu.fetch.IcacheSquashes 285 # Number of outstanding Icache misses that were squashed 2489729Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::samples 14495 # Number of instructions fetched each cycle (Total) 2499729Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::mean 0.912867 # Number of instructions fetched each cycle (Total) 2509729Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::stdev 2.222713 # Number of instructions fetched each cycle (Total) 2516291SN/Asystem.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 2529729Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::0 11255 77.65% 77.65% # Number of instructions fetched each cycle (Total) 2539729Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::1 1338 9.23% 86.88% # Number of instructions fetched each cycle (Total) 2549729Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::2 104 0.72% 87.60% # Number of instructions fetched each cycle (Total) 2559729Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::3 132 0.91% 88.51% # Number of instructions fetched each cycle (Total) 2569729Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::4 307 2.12% 90.62% # Number of instructions fetched each cycle (Total) 2579729Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::5 118 0.81% 91.44% # Number of instructions fetched each cycle (Total) 2589729Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::6 149 1.03% 92.47% # Number of instructions fetched each cycle (Total) 2599729Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::7 158 1.09% 93.56% # Number of instructions fetched each cycle (Total) 2609729Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::8 934 6.44% 100.00% # Number of instructions fetched each cycle (Total) 2616291SN/Asystem.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 2626291SN/Asystem.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 2636291SN/Asystem.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 2649729Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::total 14495 # Number of instructions fetched each cycle (Total) 2659729Sandreas.hansson@arm.comsystem.cpu.fetch.branchRate 0.050460 # Number of branch fetches per cycle 2669729Sandreas.hansson@arm.comsystem.cpu.fetch.rate 0.304044 # Number of inst fetches per cycle 2679729Sandreas.hansson@arm.comsystem.cpu.decode.IdleCycles 8953 # Number of cycles decode is idle 2689729Sandreas.hansson@arm.comsystem.cpu.decode.BlockedCycles 1558 # Number of cycles decode is blocked 2699729Sandreas.hansson@arm.comsystem.cpu.decode.RunCycles 3054 # Number of cycles decode is running 2709729Sandreas.hansson@arm.comsystem.cpu.decode.UnblockCycles 53 # Number of cycles decode is unblocking 2719729Sandreas.hansson@arm.comsystem.cpu.decode.SquashCycles 877 # Number of cycles decode is squashing 2729490Sandreas.hansson@arm.comsystem.cpu.decode.BranchResolved 168 # Number of times decode resolved a branch 2739490Sandreas.hansson@arm.comsystem.cpu.decode.BranchMispred 44 # Number of times decode detected a branch misprediction 2749729Sandreas.hansson@arm.comsystem.cpu.decode.DecodedInsts 12351 # Number of instructions handled by decode 2759490Sandreas.hansson@arm.comsystem.cpu.decode.SquashedInsts 174 # Number of squashed instructions handled by decode 2769729Sandreas.hansson@arm.comsystem.cpu.rename.SquashCycles 877 # Number of cycles rename is squashing 2779729Sandreas.hansson@arm.comsystem.cpu.rename.IdleCycles 9138 # Number of cycles rename is idle 2789729Sandreas.hansson@arm.comsystem.cpu.rename.BlockCycles 511 # Number of cycles rename is blocking 2799729Sandreas.hansson@arm.comsystem.cpu.rename.serializeStallCycles 897 # count of cycles rename stalled for serializing inst 2809729Sandreas.hansson@arm.comsystem.cpu.rename.RunCycles 2924 # Number of cycles rename is running 2819729Sandreas.hansson@arm.comsystem.cpu.rename.UnblockCycles 148 # Number of cycles rename is unblocking 2829729Sandreas.hansson@arm.comsystem.cpu.rename.RenamedInsts 11915 # Number of instructions processed by rename 2839729Sandreas.hansson@arm.comsystem.cpu.rename.ROBFullEvents 7 # Number of times rename has blocked due to ROB full 2849490Sandreas.hansson@arm.comsystem.cpu.rename.IQFullEvents 6 # Number of times rename has blocked due to IQ full 2859729Sandreas.hansson@arm.comsystem.cpu.rename.LSQFullEvents 124 # Number of times rename has blocked due to LSQ full 2869729Sandreas.hansson@arm.comsystem.cpu.rename.RenamedOperands 7195 # Number of destination operands rename has renamed 2879729Sandreas.hansson@arm.comsystem.cpu.rename.RenameLookups 14132 # Number of register rename lookups that rename has made 2889729Sandreas.hansson@arm.comsystem.cpu.rename.int_rename_lookups 14128 # Number of integer rename lookups 2898554SN/Asystem.cpu.rename.fp_rename_lookups 4 # Number of floating rename lookups 2909150SAli.Saidi@ARM.comsystem.cpu.rename.CommittedMaps 3398 # Number of HB maps that are committed 2919729Sandreas.hansson@arm.comsystem.cpu.rename.UndoneMaps 3797 # Number of HB maps that are undone due to squashing 2929729Sandreas.hansson@arm.comsystem.cpu.rename.serializingInsts 17 # count of serializing insts renamed 2939729Sandreas.hansson@arm.comsystem.cpu.rename.tempSerializingInsts 11 # count of temporary serializing insts renamed 2949729Sandreas.hansson@arm.comsystem.cpu.rename.skidInsts 333 # count of insts added to the skid buffer 2959729Sandreas.hansson@arm.comsystem.cpu.memDep0.insertedLoads 2463 # Number of loads inserted to the mem dependence unit. 2969729Sandreas.hansson@arm.comsystem.cpu.memDep0.insertedStores 1193 # Number of stores inserted to the mem dependence unit. 2978428SN/Asystem.cpu.memDep0.conflictingLoads 1 # Number of conflicting loads. 2988428SN/Asystem.cpu.memDep0.conflictingStores 1 # Number of conflicting stores. 2999729Sandreas.hansson@arm.comsystem.cpu.iq.iqInstsAdded 9245 # Number of instructions added to the IQ (excludes non-spec) 3009729Sandreas.hansson@arm.comsystem.cpu.iq.iqNonSpecInstsAdded 12 # Number of non-speculative instructions added to the IQ 3019729Sandreas.hansson@arm.comsystem.cpu.iq.iqInstsIssued 8313 # Number of instructions issued 3029729Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedInstsIssued 42 # Number of squashed instructions issued 3039729Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedInstsExamined 3584 # Number of squashed instructions iterated over during squash; mainly for profiling 3049729Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedOperandsExamined 2108 # Number of squashed operands that are examined and possibly removed from graph 3059729Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedNonSpecRemoved 2 # Number of squashed non-spec instructions that were removed 3069729Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::samples 14495 # Number of insts issued each cycle 3079729Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::mean 0.573508 # Number of insts issued each cycle 3089729Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::stdev 1.239818 # Number of insts issued each cycle 3098428SN/Asystem.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 3109729Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::0 10895 75.16% 75.16% # Number of insts issued each cycle 3119729Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::1 1434 9.89% 85.06% # Number of insts issued each cycle 3129729Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::2 892 6.15% 91.21% # Number of insts issued each cycle 3139729Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::3 557 3.84% 95.05% # Number of insts issued each cycle 3149729Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::4 358 2.47% 97.52% # Number of insts issued each cycle 3159729Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::5 226 1.56% 99.08% # Number of insts issued each cycle 3169729Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::6 86 0.59% 99.68% # Number of insts issued each cycle 3179729Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::7 30 0.21% 99.88% # Number of insts issued each cycle 3189729Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::8 17 0.12% 100.00% # Number of insts issued each cycle 3198428SN/Asystem.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 3208428SN/Asystem.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 3218428SN/Asystem.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 3229729Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::total 14495 # Number of insts issued each cycle 3238428SN/Asystem.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 3249490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntAlu 5 3.14% 3.14% # attempts to use FU when none available 3259490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntMult 0 0.00% 3.14% # attempts to use FU when none available 3269490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntDiv 0 0.00% 3.14% # attempts to use FU when none available 3279490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatAdd 0 0.00% 3.14% # attempts to use FU when none available 3289490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatCmp 0 0.00% 3.14% # attempts to use FU when none available 3299490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatCvt 0 0.00% 3.14% # attempts to use FU when none available 3309490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatMult 0 0.00% 3.14% # attempts to use FU when none available 3319490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatDiv 0 0.00% 3.14% # attempts to use FU when none available 3329490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.14% # attempts to use FU when none available 3339490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAdd 0 0.00% 3.14% # attempts to use FU when none available 3349490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.14% # attempts to use FU when none available 3359490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAlu 0 0.00% 3.14% # attempts to use FU when none available 3369490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdCmp 0 0.00% 3.14% # attempts to use FU when none available 3379490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdCvt 0 0.00% 3.14% # attempts to use FU when none available 3389490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMisc 0 0.00% 3.14% # attempts to use FU when none available 3399490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMult 0 0.00% 3.14% # attempts to use FU when none available 3409490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.14% # attempts to use FU when none available 3419490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdShift 0 0.00% 3.14% # attempts to use FU when none available 3429490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.14% # attempts to use FU when none available 3439490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.14% # attempts to use FU when none available 3449490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.14% # attempts to use FU when none available 3459490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.14% # attempts to use FU when none available 3469490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.14% # attempts to use FU when none available 3479490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.14% # attempts to use FU when none available 3489490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.14% # attempts to use FU when none available 3499490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.14% # attempts to use FU when none available 3509490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.14% # attempts to use FU when none available 3519490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.14% # attempts to use FU when none available 3529490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.14% # attempts to use FU when none available 3539490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::MemRead 100 62.89% 66.04% # attempts to use FU when none available 3549490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::MemWrite 54 33.96% 100.00% # attempts to use FU when none available 3558428SN/Asystem.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 3568428SN/Asystem.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 3578241SN/Asystem.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued 3589729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntAlu 4947 59.51% 59.51% # Type of FU issued 3599729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntMult 5 0.06% 59.57% # Type of FU issued 3609729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntDiv 2 0.02% 59.59% # Type of FU issued 3619729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatAdd 2 0.02% 59.62% # Type of FU issued 3629729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatCmp 0 0.00% 59.62% # Type of FU issued 3639729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatCvt 0 0.00% 59.62% # Type of FU issued 3649729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatMult 0 0.00% 59.62% # Type of FU issued 3659729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.62% # Type of FU issued 3669729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.62% # Type of FU issued 3679729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.62% # Type of FU issued 3689729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.62% # Type of FU issued 3699729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.62% # Type of FU issued 3709729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.62% # Type of FU issued 3719729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.62% # Type of FU issued 3729729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.62% # Type of FU issued 3739729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.62% # Type of FU issued 3749729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.62% # Type of FU issued 3759729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.62% # Type of FU issued 3769729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.62% # Type of FU issued 3779729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.62% # Type of FU issued 3789729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.62% # Type of FU issued 3799729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.62% # Type of FU issued 3809729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.62% # Type of FU issued 3819729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.62% # Type of FU issued 3829729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.62% # Type of FU issued 3839729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.62% # Type of FU issued 3849729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.62% # Type of FU issued 3859729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.62% # Type of FU issued 3869729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.62% # Type of FU issued 3879729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::MemRead 2253 27.10% 86.72% # Type of FU issued 3889729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::MemWrite 1104 13.28% 100.00% # Type of FU issued 3898241SN/Asystem.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 3908241SN/Asystem.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 3919729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::total 8313 # Type of FU issued 3929729Sandreas.hansson@arm.comsystem.cpu.iq.rate 0.191016 # Inst issue rate 3939490Sandreas.hansson@arm.comsystem.cpu.iq.fu_busy_cnt 159 # FU busy when requested 3949729Sandreas.hansson@arm.comsystem.cpu.iq.fu_busy_rate 0.019127 # FU busy rate (busy events/executed inst) 3959729Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_reads 31318 # Number of integer instruction queue reads 3969729Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_writes 12850 # Number of integer instruction queue writes 3979729Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_wakeup_accesses 7467 # Number of integer instruction queue wakeup accesses 3988428SN/Asystem.cpu.iq.fp_inst_queue_reads 4 # Number of floating instruction queue reads 3998428SN/Asystem.cpu.iq.fp_inst_queue_writes 2 # Number of floating instruction queue writes 4008428SN/Asystem.cpu.iq.fp_inst_queue_wakeup_accesses 2 # Number of floating instruction queue wakeup accesses 4019729Sandreas.hansson@arm.comsystem.cpu.iq.int_alu_accesses 8470 # Number of integer alu accesses 4028428SN/Asystem.cpu.iq.fp_alu_accesses 2 # Number of floating point alu accesses 4039729Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.forwLoads 69 # Number of loads that had data forwarded from stores 4048428SN/Asystem.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 4059729Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.squashedLoads 1300 # Number of loads squashed 4069322Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.ignoredResponses 5 # Number of memory responses ignored because the instruction is squashed 4079490Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.memOrderViolation 12 # Number of memory ordering violations 4089729Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.squashedStores 268 # Number of stores squashed 4098428SN/Asystem.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 4108428SN/Asystem.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 4118428SN/Asystem.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled 4129490Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.cacheBlocked 38 # Number of times an access to memory failed due to the cache being blocked 4138428SN/Asystem.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 4149729Sandreas.hansson@arm.comsystem.cpu.iew.iewSquashCycles 877 # Number of cycles IEW is squashing 4159729Sandreas.hansson@arm.comsystem.cpu.iew.iewBlockCycles 334 # Number of cycles IEW is blocking 4169729Sandreas.hansson@arm.comsystem.cpu.iew.iewUnblockCycles 17 # Number of cycles IEW is unblocking 4179729Sandreas.hansson@arm.comsystem.cpu.iew.iewDispatchedInsts 10786 # Number of instructions dispatched to IQ 4189729Sandreas.hansson@arm.comsystem.cpu.iew.iewDispSquashedInsts 86 # Number of squashed instructions skipped by dispatch 4199729Sandreas.hansson@arm.comsystem.cpu.iew.iewDispLoadInsts 2463 # Number of dispatched load instructions 4209729Sandreas.hansson@arm.comsystem.cpu.iew.iewDispStoreInsts 1193 # Number of dispatched store instructions 4219729Sandreas.hansson@arm.comsystem.cpu.iew.iewDispNonSpecInsts 12 # Number of dispatched non-speculative instructions 4229490Sandreas.hansson@arm.comsystem.cpu.iew.iewIQFullEvents 2 # Number of times the IQ has become full, causing a stall 4239322Sandreas.hansson@arm.comsystem.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall 4249490Sandreas.hansson@arm.comsystem.cpu.iew.memOrderViolationEvents 12 # Number of memory order violations 4259729Sandreas.hansson@arm.comsystem.cpu.iew.predictedTakenIncorrect 102 # Number of branches that were predicted taken incorrectly 4269490Sandreas.hansson@arm.comsystem.cpu.iew.predictedNotTakenIncorrect 359 # Number of branches that were predicted not taken incorrectly 4279729Sandreas.hansson@arm.comsystem.cpu.iew.branchMispredicts 461 # Number of branch mispredicts detected at execute 4289729Sandreas.hansson@arm.comsystem.cpu.iew.iewExecutedInsts 7936 # Number of executed instructions 4299729Sandreas.hansson@arm.comsystem.cpu.iew.iewExecLoadInsts 2118 # Number of load instructions executed 4309729Sandreas.hansson@arm.comsystem.cpu.iew.iewExecSquashedInsts 377 # Number of squashed instructions skipped in execute 4318428SN/Asystem.cpu.iew.exec_swp 0 # number of swp insts executed 4329729Sandreas.hansson@arm.comsystem.cpu.iew.exec_nop 1529 # number of nop insts executed 4339729Sandreas.hansson@arm.comsystem.cpu.iew.exec_refs 3196 # number of memory reference insts executed 4349729Sandreas.hansson@arm.comsystem.cpu.iew.exec_branches 1356 # Number of branches executed 4359729Sandreas.hansson@arm.comsystem.cpu.iew.exec_stores 1078 # Number of stores executed 4369729Sandreas.hansson@arm.comsystem.cpu.iew.exec_rate 0.182353 # Inst execution rate 4379729Sandreas.hansson@arm.comsystem.cpu.iew.wb_sent 7562 # cumulative count of insts sent to commit 4389729Sandreas.hansson@arm.comsystem.cpu.iew.wb_count 7469 # cumulative count of insts written-back 4399729Sandreas.hansson@arm.comsystem.cpu.iew.wb_producers 2922 # num instructions producing a value 4409729Sandreas.hansson@arm.comsystem.cpu.iew.wb_consumers 4200 # num instructions consuming a value 4418428SN/Asystem.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 4429729Sandreas.hansson@arm.comsystem.cpu.iew.wb_rate 0.171622 # insts written-back per cycle 4439729Sandreas.hansson@arm.comsystem.cpu.iew.wb_fanout 0.695714 # average fanout of values written-back 4448428SN/Asystem.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 4459729Sandreas.hansson@arm.comsystem.cpu.commit.commitSquashedInsts 4965 # The number of squashed insts skipped by commit 4468428SN/Asystem.cpu.commit.commitNonSpecStalls 10 # The number of times commit has been forced to stall to communicate backwards 4479729Sandreas.hansson@arm.comsystem.cpu.commit.branchMispredicts 395 # The number of times a branch was mispredicted 4489729Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::samples 13618 # Number of insts commited each cycle 4499729Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::mean 0.426862 # Number of insts commited each cycle 4509729Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::stdev 1.205287 # Number of insts commited each cycle 4518428SN/Asystem.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 4529729Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::0 11210 82.32% 82.32% # Number of insts commited each cycle 4539729Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::1 1002 7.36% 89.68% # Number of insts commited each cycle 4549729Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::2 633 4.65% 94.32% # Number of insts commited each cycle 4559729Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::3 319 2.34% 96.67% # Number of insts commited each cycle 4569729Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::4 147 1.08% 97.75% # Number of insts commited each cycle 4579729Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::5 94 0.69% 98.44% # Number of insts commited each cycle 4589729Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::6 67 0.49% 98.93% # Number of insts commited each cycle 4599729Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::7 40 0.29% 99.22% # Number of insts commited each cycle 4609729Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::8 106 0.78% 100.00% # Number of insts commited each cycle 4618428SN/Asystem.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 4628428SN/Asystem.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 4638428SN/Asystem.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 4649729Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::total 13618 # Number of insts commited each cycle 4659150SAli.Saidi@ARM.comsystem.cpu.commit.committedInsts 5813 # Number of instructions committed 4669150SAli.Saidi@ARM.comsystem.cpu.commit.committedOps 5813 # Number of ops (including micro ops) committed 4678428SN/Asystem.cpu.commit.swp_count 0 # Number of s/w prefetches committed 4689150SAli.Saidi@ARM.comsystem.cpu.commit.refs 2088 # Number of memory references committed 4699150SAli.Saidi@ARM.comsystem.cpu.commit.loads 1163 # Number of loads committed 4708428SN/Asystem.cpu.commit.membars 0 # Number of memory barriers committed 4719150SAli.Saidi@ARM.comsystem.cpu.commit.branches 915 # Number of branches committed 4728428SN/Asystem.cpu.commit.fp_insts 2 # Number of committed floating point instructions. 4739150SAli.Saidi@ARM.comsystem.cpu.commit.int_insts 5111 # Number of committed integer instructions. 4748428SN/Asystem.cpu.commit.function_calls 87 # Number of function calls committed. 4759729Sandreas.hansson@arm.comsystem.cpu.commit.bw_lim_events 106 # number cycles where commit BW limit reached 4768428SN/Asystem.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits 4779729Sandreas.hansson@arm.comsystem.cpu.rob.rob_reads 24277 # The number of ROB reads 4789729Sandreas.hansson@arm.comsystem.cpu.rob.rob_writes 22442 # The number of ROB writes 4799729Sandreas.hansson@arm.comsystem.cpu.timesIdled 289 # Number of times that the entire CPU went into an idle state and unscheduled itself 4809729Sandreas.hansson@arm.comsystem.cpu.idleCycles 29025 # Total number of cycles that the CPU has spent unscheduled due to idling 4819150SAli.Saidi@ARM.comsystem.cpu.committedInsts 5156 # Number of Instructions Simulated 4829150SAli.Saidi@ARM.comsystem.cpu.committedOps 5156 # Number of Ops (including micro ops) Simulated 4839150SAli.Saidi@ARM.comsystem.cpu.committedInsts_total 5156 # Number of Instructions Simulated 4849729Sandreas.hansson@arm.comsystem.cpu.cpi 8.440652 # CPI: Cycles Per Instruction 4859729Sandreas.hansson@arm.comsystem.cpu.cpi_total 8.440652 # CPI: Total CPI of All Threads 4869729Sandreas.hansson@arm.comsystem.cpu.ipc 0.118474 # IPC: Instructions Per Cycle 4879729Sandreas.hansson@arm.comsystem.cpu.ipc_total 0.118474 # IPC: Total IPC of All Threads 4889729Sandreas.hansson@arm.comsystem.cpu.int_regfile_reads 10757 # number of integer regfile reads 4899729Sandreas.hansson@arm.comsystem.cpu.int_regfile_writes 5239 # number of integer regfile writes 4908428SN/Asystem.cpu.fp_regfile_reads 3 # number of floating regfile reads 4918428SN/Asystem.cpu.fp_regfile_writes 1 # number of floating regfile writes 4929729Sandreas.hansson@arm.comsystem.cpu.misc_regfile_reads 148 # number of misc regfile reads 4939729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.throughput 1414738390 # Throughput (bytes/s) 4949729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadReq 430 # Transaction distribution 4959729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadResp 430 # Transaction distribution 4969729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExReq 51 # Transaction distribution 4979729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExResp 51 # Transaction distribution 4989729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 678 # Packet count per connected master and slave (bytes) 4999729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 284 # Packet count per connected master and slave (bytes) 5009729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count 962 # Packet count per connected master and slave (bytes) 5019729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 21696 # Cumulative packet size per connected master and slave (bytes) 5029729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 9088 # Cumulative packet size per connected master and slave (bytes) 5039729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.tot_pkt_size 30784 # Cumulative packet size per connected master and slave (bytes) 5049729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.data_through_bus 30784 # Total data (bytes) 5059729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) 5069729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.reqLayer0.occupancy 240500 # Layer occupancy (ticks) 5079729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.reqLayer0.utilization 1.1 # Layer utilization (%) 5089729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer0.occupancy 508500 # Layer occupancy (ticks) 5099729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer0.utilization 2.3 # Layer utilization (%) 5109729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer1.occupancy 213000 # Layer occupancy (ticks) 5119729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer1.utilization 1.0 # Layer utilization (%) 5129079SAli.Saidi@ARM.comsystem.cpu.icache.replacements 17 # number of replacements 5139729Sandreas.hansson@arm.comsystem.cpu.icache.tagsinuse 161.130962 # Cycle average of tags in use 5149729Sandreas.hansson@arm.comsystem.cpu.icache.total_refs 1541 # Total number of references to valid blocks. 5159490Sandreas.hansson@arm.comsystem.cpu.icache.sampled_refs 339 # Sample count of references to valid blocks. 5169729Sandreas.hansson@arm.comsystem.cpu.icache.avg_refs 4.545723 # Average number of references to valid blocks. 5178428SN/Asystem.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 5189729Sandreas.hansson@arm.comsystem.cpu.icache.occ_blocks::cpu.inst 161.130962 # Average occupied blocks per requestor 5199729Sandreas.hansson@arm.comsystem.cpu.icache.occ_percent::cpu.inst 0.078677 # Average percentage of cache occupancy 5209729Sandreas.hansson@arm.comsystem.cpu.icache.occ_percent::total 0.078677 # Average percentage of cache occupancy 5219729Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_hits::cpu.inst 1541 # number of ReadReq hits 5229729Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_hits::total 1541 # number of ReadReq hits 5239729Sandreas.hansson@arm.comsystem.cpu.icache.demand_hits::cpu.inst 1541 # number of demand (read+write) hits 5249729Sandreas.hansson@arm.comsystem.cpu.icache.demand_hits::total 1541 # number of demand (read+write) hits 5259729Sandreas.hansson@arm.comsystem.cpu.icache.overall_hits::cpu.inst 1541 # number of overall hits 5269729Sandreas.hansson@arm.comsystem.cpu.icache.overall_hits::total 1541 # number of overall hits 5279729Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_misses::cpu.inst 453 # number of ReadReq misses 5289729Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_misses::total 453 # number of ReadReq misses 5299729Sandreas.hansson@arm.comsystem.cpu.icache.demand_misses::cpu.inst 453 # number of demand (read+write) misses 5309729Sandreas.hansson@arm.comsystem.cpu.icache.demand_misses::total 453 # number of demand (read+write) misses 5319729Sandreas.hansson@arm.comsystem.cpu.icache.overall_misses::cpu.inst 453 # number of overall misses 5329729Sandreas.hansson@arm.comsystem.cpu.icache.overall_misses::total 453 # number of overall misses 5339729Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_latency::cpu.inst 30806000 # number of ReadReq miss cycles 5349729Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_latency::total 30806000 # number of ReadReq miss cycles 5359729Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_latency::cpu.inst 30806000 # number of demand (read+write) miss cycles 5369729Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_latency::total 30806000 # number of demand (read+write) miss cycles 5379729Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_latency::cpu.inst 30806000 # number of overall miss cycles 5389729Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_latency::total 30806000 # number of overall miss cycles 5399729Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_accesses::cpu.inst 1994 # number of ReadReq accesses(hits+misses) 5409729Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_accesses::total 1994 # number of ReadReq accesses(hits+misses) 5419729Sandreas.hansson@arm.comsystem.cpu.icache.demand_accesses::cpu.inst 1994 # number of demand (read+write) accesses 5429729Sandreas.hansson@arm.comsystem.cpu.icache.demand_accesses::total 1994 # number of demand (read+write) accesses 5439729Sandreas.hansson@arm.comsystem.cpu.icache.overall_accesses::cpu.inst 1994 # number of overall (read+write) accesses 5449729Sandreas.hansson@arm.comsystem.cpu.icache.overall_accesses::total 1994 # number of overall (read+write) accesses 5459729Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.227182 # miss rate for ReadReq accesses 5469729Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_rate::total 0.227182 # miss rate for ReadReq accesses 5479729Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_rate::cpu.inst 0.227182 # miss rate for demand accesses 5489729Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_rate::total 0.227182 # miss rate for demand accesses 5499729Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_rate::cpu.inst 0.227182 # miss rate for overall accesses 5509729Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_rate::total 0.227182 # miss rate for overall accesses 5519729Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68004.415011 # average ReadReq miss latency 5529729Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::total 68004.415011 # average ReadReq miss latency 5539729Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_miss_latency::cpu.inst 68004.415011 # average overall miss latency 5549729Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_miss_latency::total 68004.415011 # average overall miss latency 5559729Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_miss_latency::cpu.inst 68004.415011 # average overall miss latency 5569729Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_miss_latency::total 68004.415011 # average overall miss latency 5579729Sandreas.hansson@arm.comsystem.cpu.icache.blocked_cycles::no_mshrs 46 # number of cycles access was blocked 5588428SN/Asystem.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 5599322Sandreas.hansson@arm.comsystem.cpu.icache.blocked::no_mshrs 1 # number of cycles access was blocked 5608428SN/Asystem.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 5619729Sandreas.hansson@arm.comsystem.cpu.icache.avg_blocked_cycles::no_mshrs 46 # average number of cycles each access was blocked 5628983Snate@binkert.orgsystem.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 5638428SN/Asystem.cpu.icache.fast_writes 0 # number of fast writes performed 5648428SN/Asystem.cpu.icache.cache_copies 0 # number of cache copies performed 5659729Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_hits::cpu.inst 114 # number of ReadReq MSHR hits 5669729Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_hits::total 114 # number of ReadReq MSHR hits 5679729Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_hits::cpu.inst 114 # number of demand (read+write) MSHR hits 5689729Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_hits::total 114 # number of demand (read+write) MSHR hits 5699729Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_hits::cpu.inst 114 # number of overall MSHR hits 5709729Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_hits::total 114 # number of overall MSHR hits 5719490Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 339 # number of ReadReq MSHR misses 5729490Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_misses::total 339 # number of ReadReq MSHR misses 5739490Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_misses::cpu.inst 339 # number of demand (read+write) MSHR misses 5749490Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_misses::total 339 # number of demand (read+write) MSHR misses 5759490Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_misses::cpu.inst 339 # number of overall MSHR misses 5769490Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_misses::total 339 # number of overall MSHR misses 5779729Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 23945500 # number of ReadReq MSHR miss cycles 5789729Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::total 23945500 # number of ReadReq MSHR miss cycles 5799729Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 23945500 # number of demand (read+write) MSHR miss cycles 5809729Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_latency::total 23945500 # number of demand (read+write) MSHR miss cycles 5819729Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 23945500 # number of overall MSHR miss cycles 5829729Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_latency::total 23945500 # number of overall MSHR miss cycles 5839729Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.170010 # mshr miss rate for ReadReq accesses 5849729Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::total 0.170010 # mshr miss rate for ReadReq accesses 5859729Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.170010 # mshr miss rate for demand accesses 5869729Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_rate::total 0.170010 # mshr miss rate for demand accesses 5879729Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.170010 # mshr miss rate for overall accesses 5889729Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_rate::total 0.170010 # mshr miss rate for overall accesses 5899729Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 70635.693215 # average ReadReq mshr miss latency 5909729Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70635.693215 # average ReadReq mshr miss latency 5919729Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 70635.693215 # average overall mshr miss latency 5929729Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::total 70635.693215 # average overall mshr miss latency 5939729Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 70635.693215 # average overall mshr miss latency 5949729Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::total 70635.693215 # average overall mshr miss latency 5958428SN/Asystem.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 5969348SAli.Saidi@ARM.comsystem.cpu.l2cache.replacements 0 # number of replacements 5979729Sandreas.hansson@arm.comsystem.cpu.l2cache.tagsinuse 221.094003 # Cycle average of tags in use 5989348SAli.Saidi@ARM.comsystem.cpu.l2cache.total_refs 3 # Total number of references to valid blocks. 5999490Sandreas.hansson@arm.comsystem.cpu.l2cache.sampled_refs 427 # Sample count of references to valid blocks. 6009490Sandreas.hansson@arm.comsystem.cpu.l2cache.avg_refs 0.007026 # Average number of references to valid blocks. 6019348SAli.Saidi@ARM.comsystem.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 6029729Sandreas.hansson@arm.comsystem.cpu.l2cache.occ_blocks::cpu.inst 163.410737 # Average occupied blocks per requestor 6039729Sandreas.hansson@arm.comsystem.cpu.l2cache.occ_blocks::cpu.data 57.683266 # Average occupied blocks per requestor 6049729Sandreas.hansson@arm.comsystem.cpu.l2cache.occ_percent::cpu.inst 0.004987 # Average percentage of cache occupancy 6059729Sandreas.hansson@arm.comsystem.cpu.l2cache.occ_percent::cpu.data 0.001760 # Average percentage of cache occupancy 6069729Sandreas.hansson@arm.comsystem.cpu.l2cache.occ_percent::total 0.006747 # Average percentage of cache occupancy 6079348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_hits::cpu.inst 3 # number of ReadReq hits 6089348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_hits::total 3 # number of ReadReq hits 6099348SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_hits::cpu.inst 3 # number of demand (read+write) hits 6109348SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_hits::total 3 # number of demand (read+write) hits 6119348SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_hits::cpu.inst 3 # number of overall hits 6129348SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_hits::total 3 # number of overall hits 6139490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::cpu.inst 336 # number of ReadReq misses 6149490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::cpu.data 91 # number of ReadReq misses 6159490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::total 427 # number of ReadReq misses 6169348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_misses::cpu.data 51 # number of ReadExReq misses 6179348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_misses::total 51 # number of ReadExReq misses 6189490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::cpu.inst 336 # number of demand (read+write) misses 6199490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::cpu.data 142 # number of demand (read+write) misses 6209490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::total 478 # number of demand (read+write) misses 6219490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::cpu.inst 336 # number of overall misses 6229490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::cpu.data 142 # number of overall misses 6239490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::total 478 # number of overall misses 6249729Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.inst 23576500 # number of ReadReq miss cycles 6259729Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.data 7069500 # number of ReadReq miss cycles 6269729Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::total 30646000 # number of ReadReq miss cycles 6279729Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3844000 # number of ReadExReq miss cycles 6289729Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::total 3844000 # number of ReadExReq miss cycles 6299729Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.inst 23576500 # number of demand (read+write) miss cycles 6309729Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.data 10913500 # number of demand (read+write) miss cycles 6319729Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::total 34490000 # number of demand (read+write) miss cycles 6329729Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.inst 23576500 # number of overall miss cycles 6339729Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.data 10913500 # number of overall miss cycles 6349729Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::total 34490000 # number of overall miss cycles 6359490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses::cpu.inst 339 # number of ReadReq accesses(hits+misses) 6369490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses::cpu.data 91 # number of ReadReq accesses(hits+misses) 6379490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses::total 430 # number of ReadReq accesses(hits+misses) 6389348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_accesses::cpu.data 51 # number of ReadExReq accesses(hits+misses) 6399348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_accesses::total 51 # number of ReadExReq accesses(hits+misses) 6409490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::cpu.inst 339 # number of demand (read+write) accesses 6419490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::cpu.data 142 # number of demand (read+write) accesses 6429490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::total 481 # number of demand (read+write) accesses 6439490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::cpu.inst 339 # number of overall (read+write) accesses 6449490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::cpu.data 142 # number of overall (read+write) accesses 6459490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::total 481 # number of overall (read+write) accesses 6469490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.991150 # miss rate for ReadReq accesses 6479348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses 6489490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::total 0.993023 # miss rate for ReadReq accesses 6499348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses 6509348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses 6519490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.991150 # miss rate for demand accesses 6529348SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses 6539490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::total 0.993763 # miss rate for demand accesses 6549490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.991150 # miss rate for overall accesses 6559348SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses 6569490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::total 0.993763 # miss rate for overall accesses 6579729Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 70168.154762 # average ReadReq miss latency 6589729Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 77686.813187 # average ReadReq miss latency 6599729Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::total 71770.491803 # average ReadReq miss latency 6609729Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 75372.549020 # average ReadExReq miss latency 6619729Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::total 75372.549020 # average ReadExReq miss latency 6629729Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 70168.154762 # average overall miss latency 6639729Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 76855.633803 # average overall miss latency 6649729Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::total 72154.811715 # average overall miss latency 6659729Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 70168.154762 # average overall miss latency 6669729Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 76855.633803 # average overall miss latency 6679729Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::total 72154.811715 # average overall miss latency 6689348SAli.Saidi@ARM.comsystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 6699348SAli.Saidi@ARM.comsystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 6709348SAli.Saidi@ARM.comsystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 6719348SAli.Saidi@ARM.comsystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 6729348SAli.Saidi@ARM.comsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 6739348SAli.Saidi@ARM.comsystem.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 6749348SAli.Saidi@ARM.comsystem.cpu.l2cache.fast_writes 0 # number of fast writes performed 6759348SAli.Saidi@ARM.comsystem.cpu.l2cache.cache_copies 0 # number of cache copies performed 6769490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 336 # number of ReadReq MSHR misses 6779490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.data 91 # number of ReadReq MSHR misses 6789490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::total 427 # number of ReadReq MSHR misses 6799348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 51 # number of ReadExReq MSHR misses 6809348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_misses::total 51 # number of ReadExReq MSHR misses 6819490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.inst 336 # number of demand (read+write) MSHR misses 6829490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.data 142 # number of demand (read+write) MSHR misses 6839490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::total 478 # number of demand (read+write) MSHR misses 6849490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.inst 336 # number of overall MSHR misses 6859490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.data 142 # number of overall MSHR misses 6869490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::total 478 # number of overall MSHR misses 6879729Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 19402750 # number of ReadReq MSHR miss cycles 6889729Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 5959000 # number of ReadReq MSHR miss cycles 6899729Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::total 25361750 # number of ReadReq MSHR miss cycles 6909729Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3218500 # number of ReadExReq MSHR miss cycles 6919729Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3218500 # number of ReadExReq MSHR miss cycles 6929729Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 19402750 # number of demand (read+write) MSHR miss cycles 6939729Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 9177500 # number of demand (read+write) MSHR miss cycles 6949729Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::total 28580250 # number of demand (read+write) MSHR miss cycles 6959729Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 19402750 # number of overall MSHR miss cycles 6969729Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9177500 # number of overall MSHR miss cycles 6979729Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::total 28580250 # number of overall MSHR miss cycles 6989490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.991150 # mshr miss rate for ReadReq accesses 6999348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses 7009490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.993023 # mshr miss rate for ReadReq accesses 7019348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses 7029348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses 7039490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.991150 # mshr miss rate for demand accesses 7049348SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses 7059490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::total 0.993763 # mshr miss rate for demand accesses 7069490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.991150 # mshr miss rate for overall accesses 7079348SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses 7089490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::total 0.993763 # mshr miss rate for overall accesses 7099729Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 57746.279762 # average ReadReq mshr miss latency 7109729Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 65483.516484 # average ReadReq mshr miss latency 7119729Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 59395.199063 # average ReadReq mshr miss latency 7129729Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 63107.843137 # average ReadExReq mshr miss latency 7139729Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 63107.843137 # average ReadExReq mshr miss latency 7149729Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 57746.279762 # average overall mshr miss latency 7159729Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64630.281690 # average overall mshr miss latency 7169729Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::total 59791.317992 # average overall mshr miss latency 7179729Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 57746.279762 # average overall mshr miss latency 7189729Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64630.281690 # average overall mshr miss latency 7199729Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::total 59791.317992 # average overall mshr miss latency 7209348SAli.Saidi@ARM.comsystem.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 7218428SN/Asystem.cpu.dcache.replacements 0 # number of replacements 7229729Sandreas.hansson@arm.comsystem.cpu.dcache.tagsinuse 91.370944 # Cycle average of tags in use 7239729Sandreas.hansson@arm.comsystem.cpu.dcache.total_refs 2400 # Total number of references to valid blocks. 7249490Sandreas.hansson@arm.comsystem.cpu.dcache.sampled_refs 142 # Sample count of references to valid blocks. 7259729Sandreas.hansson@arm.comsystem.cpu.dcache.avg_refs 16.901408 # Average number of references to valid blocks. 7268428SN/Asystem.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 7279729Sandreas.hansson@arm.comsystem.cpu.dcache.occ_blocks::cpu.data 91.370944 # Average occupied blocks per requestor 7289729Sandreas.hansson@arm.comsystem.cpu.dcache.occ_percent::cpu.data 0.022307 # Average percentage of cache occupancy 7299729Sandreas.hansson@arm.comsystem.cpu.dcache.occ_percent::total 0.022307 # Average percentage of cache occupancy 7309729Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_hits::cpu.data 1837 # number of ReadReq hits 7319729Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_hits::total 1837 # number of ReadReq hits 7329729Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_hits::cpu.data 563 # number of WriteReq hits 7339729Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_hits::total 563 # number of WriteReq hits 7349729Sandreas.hansson@arm.comsystem.cpu.dcache.demand_hits::cpu.data 2400 # number of demand (read+write) hits 7359729Sandreas.hansson@arm.comsystem.cpu.dcache.demand_hits::total 2400 # number of demand (read+write) hits 7369729Sandreas.hansson@arm.comsystem.cpu.dcache.overall_hits::cpu.data 2400 # number of overall hits 7379729Sandreas.hansson@arm.comsystem.cpu.dcache.overall_hits::total 2400 # number of overall hits 7389729Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_misses::cpu.data 149 # number of ReadReq misses 7399729Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_misses::total 149 # number of ReadReq misses 7409729Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_misses::cpu.data 362 # number of WriteReq misses 7419729Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_misses::total 362 # number of WriteReq misses 7429729Sandreas.hansson@arm.comsystem.cpu.dcache.demand_misses::cpu.data 511 # number of demand (read+write) misses 7439729Sandreas.hansson@arm.comsystem.cpu.dcache.demand_misses::total 511 # number of demand (read+write) misses 7449729Sandreas.hansson@arm.comsystem.cpu.dcache.overall_misses::cpu.data 511 # number of overall misses 7459729Sandreas.hansson@arm.comsystem.cpu.dcache.overall_misses::total 511 # number of overall misses 7469729Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_latency::cpu.data 10242000 # number of ReadReq miss cycles 7479729Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_latency::total 10242000 # number of ReadReq miss cycles 7489729Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_latency::cpu.data 22669999 # number of WriteReq miss cycles 7499729Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_latency::total 22669999 # number of WriteReq miss cycles 7509729Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_latency::cpu.data 32911999 # number of demand (read+write) miss cycles 7519729Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_latency::total 32911999 # number of demand (read+write) miss cycles 7529729Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_latency::cpu.data 32911999 # number of overall miss cycles 7539729Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_latency::total 32911999 # number of overall miss cycles 7549729Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_accesses::cpu.data 1986 # number of ReadReq accesses(hits+misses) 7559729Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_accesses::total 1986 # number of ReadReq accesses(hits+misses) 7568835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_accesses::cpu.data 925 # number of WriteReq accesses(hits+misses) 7578835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_accesses::total 925 # number of WriteReq accesses(hits+misses) 7589729Sandreas.hansson@arm.comsystem.cpu.dcache.demand_accesses::cpu.data 2911 # number of demand (read+write) accesses 7599729Sandreas.hansson@arm.comsystem.cpu.dcache.demand_accesses::total 2911 # number of demand (read+write) accesses 7609729Sandreas.hansson@arm.comsystem.cpu.dcache.overall_accesses::cpu.data 2911 # number of overall (read+write) accesses 7619729Sandreas.hansson@arm.comsystem.cpu.dcache.overall_accesses::total 2911 # number of overall (read+write) accesses 7629729Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.075025 # miss rate for ReadReq accesses 7639729Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_rate::total 0.075025 # miss rate for ReadReq accesses 7649729Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.391351 # miss rate for WriteReq accesses 7659729Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_rate::total 0.391351 # miss rate for WriteReq accesses 7669729Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_rate::cpu.data 0.175541 # miss rate for demand accesses 7679729Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_rate::total 0.175541 # miss rate for demand accesses 7689729Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_rate::cpu.data 0.175541 # miss rate for overall accesses 7699729Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_rate::total 0.175541 # miss rate for overall accesses 7709729Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 68738.255034 # average ReadReq miss latency 7719729Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::total 68738.255034 # average ReadReq miss latency 7729729Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62624.306630 # average WriteReq miss latency 7739729Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::total 62624.306630 # average WriteReq miss latency 7749729Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_miss_latency::cpu.data 64407.043053 # average overall miss latency 7759729Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_miss_latency::total 64407.043053 # average overall miss latency 7769729Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_miss_latency::cpu.data 64407.043053 # average overall miss latency 7779729Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_miss_latency::total 64407.043053 # average overall miss latency 7789729Sandreas.hansson@arm.comsystem.cpu.dcache.blocked_cycles::no_mshrs 642 # number of cycles access was blocked 7798428SN/Asystem.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 7809322Sandreas.hansson@arm.comsystem.cpu.dcache.blocked::no_mshrs 11 # number of cycles access was blocked 7818428SN/Asystem.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 7829729Sandreas.hansson@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_mshrs 58.363636 # average number of cycles each access was blocked 7838983Snate@binkert.orgsystem.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 7848428SN/Asystem.cpu.dcache.fast_writes 0 # number of fast writes performed 7858428SN/Asystem.cpu.dcache.cache_copies 0 # number of cache copies performed 7869729Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::cpu.data 58 # number of ReadReq MSHR hits 7879729Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::total 58 # number of ReadReq MSHR hits 7889729Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::cpu.data 311 # number of WriteReq MSHR hits 7899729Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::total 311 # number of WriteReq MSHR hits 7909729Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_hits::cpu.data 369 # number of demand (read+write) MSHR hits 7919729Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_hits::total 369 # number of demand (read+write) MSHR hits 7929729Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_hits::cpu.data 369 # number of overall MSHR hits 7939729Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_hits::total 369 # number of overall MSHR hits 7949490Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 91 # number of ReadReq MSHR misses 7959490Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::total 91 # number of ReadReq MSHR misses 7968835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 51 # number of WriteReq MSHR misses 7978835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_misses::total 51 # number of WriteReq MSHR misses 7989490Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_misses::cpu.data 142 # number of demand (read+write) MSHR misses 7999490Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_misses::total 142 # number of demand (read+write) MSHR misses 8009490Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_misses::cpu.data 142 # number of overall MSHR misses 8019490Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_misses::total 142 # number of overall MSHR misses 8029729Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7164000 # number of ReadReq MSHR miss cycles 8039729Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::total 7164000 # number of ReadReq MSHR miss cycles 8049729Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3895999 # number of WriteReq MSHR miss cycles 8059729Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::total 3895999 # number of WriteReq MSHR miss cycles 8069729Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 11059999 # number of demand (read+write) MSHR miss cycles 8079729Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::total 11059999 # number of demand (read+write) MSHR miss cycles 8089729Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 11059999 # number of overall MSHR miss cycles 8099729Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::total 11059999 # number of overall MSHR miss cycles 8109729Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.045821 # mshr miss rate for ReadReq accesses 8119729Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::total 0.045821 # mshr miss rate for ReadReq accesses 8128835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.055135 # mshr miss rate for WriteReq accesses 8139055Ssaidi@eecs.umich.edusystem.cpu.dcache.WriteReq_mshr_miss_rate::total 0.055135 # mshr miss rate for WriteReq accesses 8149729Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.048780 # mshr miss rate for demand accesses 8159729Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::total 0.048780 # mshr miss rate for demand accesses 8169729Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.048780 # mshr miss rate for overall accesses 8179729Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::total 0.048780 # mshr miss rate for overall accesses 8189729Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 78725.274725 # average ReadReq mshr miss latency 8199729Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78725.274725 # average ReadReq mshr miss latency 8209729Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76392.137255 # average WriteReq mshr miss latency 8219729Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76392.137255 # average WriteReq mshr miss latency 8229729Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 77887.316901 # average overall mshr miss latency 8239729Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::total 77887.316901 # average overall mshr miss latency 8249729Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 77887.316901 # average overall mshr miss latency 8259729Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::total 77887.316901 # average overall mshr miss latency 8268428SN/Asystem.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 8276039SN/A 8286039SN/A---------- End Simulation Statistics ---------- 829