stats.txt revision 9568
16039SN/A 26039SN/A---------- Begin Simulation Statistics ---------- 39348SAli.Saidi@ARM.comsim_seconds 0.000017 # Number of seconds simulated 49490Sandreas.hansson@arm.comsim_ticks 17026500 # Number of ticks simulated 59490Sandreas.hansson@arm.comfinal_tick 17026500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 68428SN/Asim_freq 1000000000000 # Frequency of simulated ticks 79568Sandreas.hansson@arm.comhost_inst_rate 44899 # Simulator instruction rate (inst/s) 89568Sandreas.hansson@arm.comhost_op_rate 44889 # Simulator op (including micro ops) rate (op/s) 99568Sandreas.hansson@arm.comhost_tick_rate 148205995 # Simulator tick rate (ticks/s) 109568Sandreas.hansson@arm.comhost_mem_usage 226388 # Number of bytes of host memory used 119568Sandreas.hansson@arm.comhost_seconds 0.12 # Real time elapsed on the host 129150SAli.Saidi@ARM.comsim_insts 5156 # Number of instructions simulated 139150SAli.Saidi@ARM.comsim_ops 5156 # Number of ops (including micro ops) simulated 149490Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu.inst 21504 # Number of bytes read from this memory 159490Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu.data 9088 # Number of bytes read from this memory 169490Sandreas.hansson@arm.comsystem.physmem.bytes_read::total 30592 # Number of bytes read from this memory 179490Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::cpu.inst 21504 # Number of instructions bytes read from this memory 189490Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::total 21504 # Number of instructions bytes read from this memory 199490Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu.inst 336 # Number of read requests responded to by this memory 209490Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu.data 142 # Number of read requests responded to by this memory 219490Sandreas.hansson@arm.comsystem.physmem.num_reads::total 478 # Number of read requests responded to by this memory 229490Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.inst 1262972425 # Total read bandwidth from this memory (bytes/s) 239490Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.data 533756204 # Total read bandwidth from this memory (bytes/s) 249490Sandreas.hansson@arm.comsystem.physmem.bw_read::total 1796728629 # Total read bandwidth from this memory (bytes/s) 259490Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::cpu.inst 1262972425 # Instruction read bandwidth from this memory (bytes/s) 269490Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::total 1262972425 # Instruction read bandwidth from this memory (bytes/s) 279490Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.inst 1262972425 # Total bandwidth to/from this memory (bytes/s) 289490Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.data 533756204 # Total bandwidth to/from this memory (bytes/s) 299490Sandreas.hansson@arm.comsystem.physmem.bw_total::total 1796728629 # Total bandwidth to/from this memory (bytes/s) 309490Sandreas.hansson@arm.comsystem.physmem.readReqs 478 # Total number of read requests seen 319312Sandreas.hansson@arm.comsystem.physmem.writeReqs 0 # Total number of write requests seen 329490Sandreas.hansson@arm.comsystem.physmem.cpureqs 478 # Reqs generatd by CPU via cache - shady 339490Sandreas.hansson@arm.comsystem.physmem.bytesRead 30592 # Total number of bytes read from memory 349312Sandreas.hansson@arm.comsystem.physmem.bytesWritten 0 # Total number of bytes written to memory 359490Sandreas.hansson@arm.comsystem.physmem.bytesConsumedRd 30592 # bytesRead derated as per pkt->getSize() 369312Sandreas.hansson@arm.comsystem.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize() 379312Sandreas.hansson@arm.comsystem.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q 389312Sandreas.hansson@arm.comsystem.physmem.neitherReadNorWrite 0 # Reqs where no action is needed 399490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::0 93 # Track reads on a per bank basis 409490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::1 11 # Track reads on a per bank basis 419490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::2 17 # Track reads on a per bank basis 429490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::3 31 # Track reads on a per bank basis 439490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::4 23 # Track reads on a per bank basis 449490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::5 15 # Track reads on a per bank basis 459490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::6 36 # Track reads on a per bank basis 469490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::7 35 # Track reads on a per bank basis 479490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::8 16 # Track reads on a per bank basis 489490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::9 30 # Track reads on a per bank basis 499490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::10 51 # Track reads on a per bank basis 509490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::11 38 # Track reads on a per bank basis 519490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::12 5 # Track reads on a per bank basis 529490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::13 28 # Track reads on a per bank basis 539490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::14 11 # Track reads on a per bank basis 549490Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::15 38 # Track reads on a per bank basis 559312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::0 0 # Track writes on a per bank basis 569312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::1 0 # Track writes on a per bank basis 579312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::2 0 # Track writes on a per bank basis 589312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::3 0 # Track writes on a per bank basis 599312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::4 0 # Track writes on a per bank basis 609312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::5 0 # Track writes on a per bank basis 619312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::6 0 # Track writes on a per bank basis 629312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::7 0 # Track writes on a per bank basis 639312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::8 0 # Track writes on a per bank basis 649312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::9 0 # Track writes on a per bank basis 659312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::10 0 # Track writes on a per bank basis 669312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::11 0 # Track writes on a per bank basis 679312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::12 0 # Track writes on a per bank basis 689312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::13 0 # Track writes on a per bank basis 699312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::14 0 # Track writes on a per bank basis 709312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis 719312Sandreas.hansson@arm.comsystem.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry 729312Sandreas.hansson@arm.comsystem.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry 739490Sandreas.hansson@arm.comsystem.physmem.totGap 16967000 # Total gap between requests 749312Sandreas.hansson@arm.comsystem.physmem.readPktSize::0 0 # Categorize read packet sizes 759312Sandreas.hansson@arm.comsystem.physmem.readPktSize::1 0 # Categorize read packet sizes 769312Sandreas.hansson@arm.comsystem.physmem.readPktSize::2 0 # Categorize read packet sizes 779312Sandreas.hansson@arm.comsystem.physmem.readPktSize::3 0 # Categorize read packet sizes 789312Sandreas.hansson@arm.comsystem.physmem.readPktSize::4 0 # Categorize read packet sizes 799312Sandreas.hansson@arm.comsystem.physmem.readPktSize::5 0 # Categorize read packet sizes 809490Sandreas.hansson@arm.comsystem.physmem.readPktSize::6 478 # Categorize read packet sizes 819568Sandreas.hansson@arm.comsystem.physmem.writePktSize::0 0 # Categorize write packet sizes 829568Sandreas.hansson@arm.comsystem.physmem.writePktSize::1 0 # Categorize write packet sizes 839568Sandreas.hansson@arm.comsystem.physmem.writePktSize::2 0 # Categorize write packet sizes 849568Sandreas.hansson@arm.comsystem.physmem.writePktSize::3 0 # Categorize write packet sizes 859568Sandreas.hansson@arm.comsystem.physmem.writePktSize::4 0 # Categorize write packet sizes 869568Sandreas.hansson@arm.comsystem.physmem.writePktSize::5 0 # Categorize write packet sizes 879568Sandreas.hansson@arm.comsystem.physmem.writePktSize::6 0 # Categorize write packet sizes 889490Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::0 253 # What read queue length does an incoming req see 899490Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::1 152 # What read queue length does an incoming req see 909490Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::2 48 # What read queue length does an incoming req see 919348SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::3 19 # What read queue length does an incoming req see 929490Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::4 6 # What read queue length does an incoming req see 939322Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see 949312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see 959312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 969312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 979312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 989312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 999312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see 1009312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see 1019312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see 1029312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 1039312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 1049312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 1059312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 1069312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 1079312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 1089312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 1099312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 1109312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 1119312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 1129312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 1139312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 1149312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 1159312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 1169312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 1179312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 1189312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 1199312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 1209312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see 1219312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see 1229312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see 1239312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see 1249312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see 1259312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see 1269312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see 1279312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see 1289312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see 1299312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see 1309312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see 1319312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see 1329312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see 1339312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see 1349312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see 1359312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see 1369312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see 1379312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see 1389312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see 1399312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see 1409312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see 1419312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see 1429312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see 1439312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see 1449312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see 1459312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see 1469312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see 1479312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see 1489312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see 1499312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see 1509312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see 1519312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see 1529568Sandreas.hansson@arm.comsystem.physmem.totQLat 2863000 # Total cycles spent in queuing delays 1539568Sandreas.hansson@arm.comsystem.physmem.totMemAccLat 14616750 # Sum of mem lat for all requests 1549490Sandreas.hansson@arm.comsystem.physmem.totBusLat 2390000 # Total cycles spent in databus access 1559490Sandreas.hansson@arm.comsystem.physmem.totBankLat 9363750 # Total cycles spent in bank access 1569568Sandreas.hansson@arm.comsystem.physmem.avgQLat 5989.54 # Average queueing delay per request 1579490Sandreas.hansson@arm.comsystem.physmem.avgBankLat 19589.44 # Average bank access latency per request 1589490Sandreas.hansson@arm.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per request 1599568Sandreas.hansson@arm.comsystem.physmem.avgMemAccLat 30578.97 # Average memory access latency 1609490Sandreas.hansson@arm.comsystem.physmem.avgRdBW 1796.73 # Average achieved read bandwidth in MB/s 1619312Sandreas.hansson@arm.comsystem.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s 1629490Sandreas.hansson@arm.comsystem.physmem.avgConsumedRdBW 1796.73 # Average consumed read bandwidth in MB/s 1639312Sandreas.hansson@arm.comsystem.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s 1649490Sandreas.hansson@arm.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s 1659490Sandreas.hansson@arm.comsystem.physmem.busUtil 14.04 # Data bus utilization in percentage 1669490Sandreas.hansson@arm.comsystem.physmem.avgRdQLen 0.86 # Average read queue length over time 1679312Sandreas.hansson@arm.comsystem.physmem.avgWrQLen 0.00 # Average write queue length over time 1689490Sandreas.hansson@arm.comsystem.physmem.readRowHits 351 # Number of row buffer hits during reads 1699312Sandreas.hansson@arm.comsystem.physmem.writeRowHits 0 # Number of row buffer hits during writes 1709490Sandreas.hansson@arm.comsystem.physmem.readRowHitRate 73.43 # Row buffer hit rate for reads 1719312Sandreas.hansson@arm.comsystem.physmem.writeRowHitRate nan # Row buffer hit rate for writes 1729490Sandreas.hansson@arm.comsystem.physmem.avgGap 35495.82 # Average gap between requests 1739490Sandreas.hansson@arm.comsystem.cpu.branchPred.lookups 2222 # Number of BP lookups 1749490Sandreas.hansson@arm.comsystem.cpu.branchPred.condPredicted 1502 # Number of conditional branches predicted 1759490Sandreas.hansson@arm.comsystem.cpu.branchPred.condIncorrect 439 # Number of conditional branches incorrect 1769490Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBLookups 1693 # Number of BTB lookups 1779490Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBHits 508 # Number of BTB hits 1789481Snilay@cs.wisc.edusystem.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 1799490Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBHitPct 30.005907 # BTB Hit Percentage 1809490Sandreas.hansson@arm.comsystem.cpu.branchPred.usedRAS 271 # Number of times the RAS was used to get a target. 1819490Sandreas.hansson@arm.comsystem.cpu.branchPred.RASInCorrect 70 # Number of incorrect RAS predictions. 1828428SN/Asystem.cpu.dtb.read_hits 0 # DTB read hits 1838428SN/Asystem.cpu.dtb.read_misses 0 # DTB read misses 1848428SN/Asystem.cpu.dtb.read_accesses 0 # DTB read accesses 1858428SN/Asystem.cpu.dtb.write_hits 0 # DTB write hits 1868428SN/Asystem.cpu.dtb.write_misses 0 # DTB write misses 1878428SN/Asystem.cpu.dtb.write_accesses 0 # DTB write accesses 1886039SN/Asystem.cpu.dtb.hits 0 # DTB hits 1896039SN/Asystem.cpu.dtb.misses 0 # DTB misses 1908428SN/Asystem.cpu.dtb.accesses 0 # DTB accesses 1918428SN/Asystem.cpu.itb.read_hits 0 # DTB read hits 1928428SN/Asystem.cpu.itb.read_misses 0 # DTB read misses 1938428SN/Asystem.cpu.itb.read_accesses 0 # DTB read accesses 1948428SN/Asystem.cpu.itb.write_hits 0 # DTB write hits 1958428SN/Asystem.cpu.itb.write_misses 0 # DTB write misses 1968428SN/Asystem.cpu.itb.write_accesses 0 # DTB write accesses 1978428SN/Asystem.cpu.itb.hits 0 # DTB hits 1988428SN/Asystem.cpu.itb.misses 0 # DTB misses 1998428SN/Asystem.cpu.itb.accesses 0 # DTB accesses 2008428SN/Asystem.cpu.workload.num_syscalls 8 # Number of system calls 2019490Sandreas.hansson@arm.comsystem.cpu.numCycles 34054 # number of cpu cycles simulated 2028428SN/Asystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 2038428SN/Asystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 2049490Sandreas.hansson@arm.comsystem.cpu.fetch.icacheStallCycles 8765 # Number of cycles fetch is stalled on an Icache miss 2059490Sandreas.hansson@arm.comsystem.cpu.fetch.Insts 13389 # Number of instructions fetch has processed 2069490Sandreas.hansson@arm.comsystem.cpu.fetch.Branches 2222 # Number of branches that fetch encountered 2079490Sandreas.hansson@arm.comsystem.cpu.fetch.predictedBranches 779 # Number of branches that fetch has predicted taken 2089490Sandreas.hansson@arm.comsystem.cpu.fetch.Cycles 3272 # Number of cycles fetch has run and was not squashing or blocked 2099490Sandreas.hansson@arm.comsystem.cpu.fetch.SquashCycles 1401 # Number of cycles fetch has spent squashing 2109490Sandreas.hansson@arm.comsystem.cpu.fetch.BlockedCycles 1014 # Number of cycles fetch has spent blocked 2119322Sandreas.hansson@arm.comsystem.cpu.fetch.PendingTrapStallCycles 143 # Number of stall cycles due to pending traps 2129490Sandreas.hansson@arm.comsystem.cpu.fetch.CacheLines 2013 # Number of cache lines fetched 2139490Sandreas.hansson@arm.comsystem.cpu.fetch.IcacheSquashes 280 # Number of outstanding Icache misses that were squashed 2149490Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::samples 14126 # Number of instructions fetched each cycle (Total) 2159490Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::mean 0.947827 # Number of instructions fetched each cycle (Total) 2169490Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::stdev 2.258648 # Number of instructions fetched each cycle (Total) 2176291SN/Asystem.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 2189490Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::0 10854 76.84% 76.84% # Number of instructions fetched each cycle (Total) 2199490Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::1 1348 9.54% 86.38% # Number of instructions fetched each cycle (Total) 2209490Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::2 105 0.74% 87.12% # Number of instructions fetched each cycle (Total) 2219490Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::3 135 0.96% 88.08% # Number of instructions fetched each cycle (Total) 2229490Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::4 305 2.16% 90.24% # Number of instructions fetched each cycle (Total) 2239490Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::5 118 0.84% 91.07% # Number of instructions fetched each cycle (Total) 2249490Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::6 156 1.10% 92.18% # Number of instructions fetched each cycle (Total) 2259490Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::7 160 1.13% 93.31% # Number of instructions fetched each cycle (Total) 2269490Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::8 945 6.69% 100.00% # Number of instructions fetched each cycle (Total) 2276291SN/Asystem.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 2286291SN/Asystem.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 2296291SN/Asystem.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 2309490Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::total 14126 # Number of instructions fetched each cycle (Total) 2319490Sandreas.hansson@arm.comsystem.cpu.fetch.branchRate 0.065249 # Number of branch fetches per cycle 2329490Sandreas.hansson@arm.comsystem.cpu.fetch.rate 0.393170 # Number of inst fetches per cycle 2339490Sandreas.hansson@arm.comsystem.cpu.decode.IdleCycles 8860 # Number of cycles decode is idle 2349490Sandreas.hansson@arm.comsystem.cpu.decode.BlockedCycles 1239 # Number of cycles decode is blocked 2359490Sandreas.hansson@arm.comsystem.cpu.decode.RunCycles 3094 # Number of cycles decode is running 2369490Sandreas.hansson@arm.comsystem.cpu.decode.UnblockCycles 44 # Number of cycles decode is unblocking 2379490Sandreas.hansson@arm.comsystem.cpu.decode.SquashCycles 889 # Number of cycles decode is squashing 2389490Sandreas.hansson@arm.comsystem.cpu.decode.BranchResolved 168 # Number of times decode resolved a branch 2399490Sandreas.hansson@arm.comsystem.cpu.decode.BranchMispred 44 # Number of times decode detected a branch misprediction 2409490Sandreas.hansson@arm.comsystem.cpu.decode.DecodedInsts 12497 # Number of instructions handled by decode 2419490Sandreas.hansson@arm.comsystem.cpu.decode.SquashedInsts 174 # Number of squashed instructions handled by decode 2429490Sandreas.hansson@arm.comsystem.cpu.rename.SquashCycles 889 # Number of cycles rename is squashing 2439490Sandreas.hansson@arm.comsystem.cpu.rename.IdleCycles 9042 # Number of cycles rename is idle 2449490Sandreas.hansson@arm.comsystem.cpu.rename.BlockCycles 324 # Number of cycles rename is blocking 2459490Sandreas.hansson@arm.comsystem.cpu.rename.serializeStallCycles 804 # count of cycles rename stalled for serializing inst 2469490Sandreas.hansson@arm.comsystem.cpu.rename.RunCycles 2958 # Number of cycles rename is running 2479490Sandreas.hansson@arm.comsystem.cpu.rename.UnblockCycles 109 # Number of cycles rename is unblocking 2489490Sandreas.hansson@arm.comsystem.cpu.rename.RenamedInsts 11987 # Number of instructions processed by rename 2499490Sandreas.hansson@arm.comsystem.cpu.rename.ROBFullEvents 2 # Number of times rename has blocked due to ROB full 2509490Sandreas.hansson@arm.comsystem.cpu.rename.IQFullEvents 6 # Number of times rename has blocked due to IQ full 2519490Sandreas.hansson@arm.comsystem.cpu.rename.LSQFullEvents 93 # Number of times rename has blocked due to LSQ full 2529490Sandreas.hansson@arm.comsystem.cpu.rename.RenamedOperands 7237 # Number of destination operands rename has renamed 2539490Sandreas.hansson@arm.comsystem.cpu.rename.RenameLookups 14212 # Number of register rename lookups that rename has made 2549490Sandreas.hansson@arm.comsystem.cpu.rename.int_rename_lookups 14208 # Number of integer rename lookups 2558554SN/Asystem.cpu.rename.fp_rename_lookups 4 # Number of floating rename lookups 2569150SAli.Saidi@ARM.comsystem.cpu.rename.CommittedMaps 3398 # Number of HB maps that are committed 2579490Sandreas.hansson@arm.comsystem.cpu.rename.UndoneMaps 3839 # Number of HB maps that are undone due to squashing 2589490Sandreas.hansson@arm.comsystem.cpu.rename.serializingInsts 18 # count of serializing insts renamed 2599490Sandreas.hansson@arm.comsystem.cpu.rename.tempSerializingInsts 12 # count of temporary serializing insts renamed 2609490Sandreas.hansson@arm.comsystem.cpu.rename.skidInsts 276 # count of insts added to the skid buffer 2619490Sandreas.hansson@arm.comsystem.cpu.memDep0.insertedLoads 2483 # Number of loads inserted to the mem dependence unit. 2629490Sandreas.hansson@arm.comsystem.cpu.memDep0.insertedStores 1201 # Number of stores inserted to the mem dependence unit. 2638428SN/Asystem.cpu.memDep0.conflictingLoads 1 # Number of conflicting loads. 2648428SN/Asystem.cpu.memDep0.conflictingStores 1 # Number of conflicting stores. 2659490Sandreas.hansson@arm.comsystem.cpu.iq.iqInstsAdded 9303 # Number of instructions added to the IQ (excludes non-spec) 2669490Sandreas.hansson@arm.comsystem.cpu.iq.iqNonSpecInstsAdded 14 # Number of non-speculative instructions added to the IQ 2679490Sandreas.hansson@arm.comsystem.cpu.iq.iqInstsIssued 8325 # Number of instructions issued 2689490Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedInstsIssued 46 # Number of squashed instructions issued 2699490Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedInstsExamined 3645 # Number of squashed instructions iterated over during squash; mainly for profiling 2709490Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedOperandsExamined 2172 # Number of squashed operands that are examined and possibly removed from graph 2719490Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedNonSpecRemoved 4 # Number of squashed non-spec instructions that were removed 2729490Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::samples 14126 # Number of insts issued each cycle 2739490Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::mean 0.589339 # Number of insts issued each cycle 2749490Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::stdev 1.255776 # Number of insts issued each cycle 2758428SN/Asystem.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 2769490Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::0 10546 74.66% 74.66% # Number of insts issued each cycle 2779490Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::1 1398 9.90% 84.55% # Number of insts issued each cycle 2789490Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::2 898 6.36% 90.91% # Number of insts issued each cycle 2799490Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::3 564 3.99% 94.90% # Number of insts issued each cycle 2809490Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::4 360 2.55% 97.45% # Number of insts issued each cycle 2819490Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::5 226 1.60% 99.05% # Number of insts issued each cycle 2829490Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::6 87 0.62% 99.67% # Number of insts issued each cycle 2839490Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::7 29 0.21% 99.87% # Number of insts issued each cycle 2849490Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::8 18 0.13% 100.00% # Number of insts issued each cycle 2858428SN/Asystem.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 2868428SN/Asystem.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 2878428SN/Asystem.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 2889490Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::total 14126 # Number of insts issued each cycle 2898428SN/Asystem.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 2909490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntAlu 5 3.14% 3.14% # attempts to use FU when none available 2919490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntMult 0 0.00% 3.14% # attempts to use FU when none available 2929490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntDiv 0 0.00% 3.14% # attempts to use FU when none available 2939490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatAdd 0 0.00% 3.14% # attempts to use FU when none available 2949490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatCmp 0 0.00% 3.14% # attempts to use FU when none available 2959490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatCvt 0 0.00% 3.14% # attempts to use FU when none available 2969490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatMult 0 0.00% 3.14% # attempts to use FU when none available 2979490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatDiv 0 0.00% 3.14% # attempts to use FU when none available 2989490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.14% # attempts to use FU when none available 2999490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAdd 0 0.00% 3.14% # attempts to use FU when none available 3009490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.14% # attempts to use FU when none available 3019490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAlu 0 0.00% 3.14% # attempts to use FU when none available 3029490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdCmp 0 0.00% 3.14% # attempts to use FU when none available 3039490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdCvt 0 0.00% 3.14% # attempts to use FU when none available 3049490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMisc 0 0.00% 3.14% # attempts to use FU when none available 3059490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMult 0 0.00% 3.14% # attempts to use FU when none available 3069490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.14% # attempts to use FU when none available 3079490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdShift 0 0.00% 3.14% # attempts to use FU when none available 3089490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.14% # attempts to use FU when none available 3099490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.14% # attempts to use FU when none available 3109490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.14% # attempts to use FU when none available 3119490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.14% # attempts to use FU when none available 3129490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.14% # attempts to use FU when none available 3139490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.14% # attempts to use FU when none available 3149490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.14% # attempts to use FU when none available 3159490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.14% # attempts to use FU when none available 3169490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.14% # attempts to use FU when none available 3179490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.14% # attempts to use FU when none available 3189490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.14% # attempts to use FU when none available 3199490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::MemRead 100 62.89% 66.04% # attempts to use FU when none available 3209490Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::MemWrite 54 33.96% 100.00% # attempts to use FU when none available 3218428SN/Asystem.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 3228428SN/Asystem.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 3238241SN/Asystem.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued 3249490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntAlu 4947 59.42% 59.42% # Type of FU issued 3259490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntMult 5 0.06% 59.48% # Type of FU issued 3269490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntDiv 2 0.02% 59.51% # Type of FU issued 3279490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatAdd 2 0.02% 59.53% # Type of FU issued 3289490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatCmp 0 0.00% 59.53% # Type of FU issued 3299490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatCvt 0 0.00% 59.53% # Type of FU issued 3309490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatMult 0 0.00% 59.53% # Type of FU issued 3319490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.53% # Type of FU issued 3329490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.53% # Type of FU issued 3339490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.53% # Type of FU issued 3349490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.53% # Type of FU issued 3359490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.53% # Type of FU issued 3369490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.53% # Type of FU issued 3379490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.53% # Type of FU issued 3389490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.53% # Type of FU issued 3399490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.53% # Type of FU issued 3409490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.53% # Type of FU issued 3419490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.53% # Type of FU issued 3429490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.53% # Type of FU issued 3439490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.53% # Type of FU issued 3449490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.53% # Type of FU issued 3459490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.53% # Type of FU issued 3469490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.53% # Type of FU issued 3479490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.53% # Type of FU issued 3489490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.53% # Type of FU issued 3499490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.53% # Type of FU issued 3509490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.53% # Type of FU issued 3519490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.53% # Type of FU issued 3529490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.53% # Type of FU issued 3539490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::MemRead 2263 27.18% 86.71% # Type of FU issued 3549490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::MemWrite 1106 13.29% 100.00% # Type of FU issued 3558241SN/Asystem.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 3568241SN/Asystem.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 3579490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::total 8325 # Type of FU issued 3589490Sandreas.hansson@arm.comsystem.cpu.iq.rate 0.244465 # Inst issue rate 3599490Sandreas.hansson@arm.comsystem.cpu.iq.fu_busy_cnt 159 # FU busy when requested 3609490Sandreas.hansson@arm.comsystem.cpu.iq.fu_busy_rate 0.019099 # FU busy rate (busy events/executed inst) 3619490Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_reads 30977 # Number of integer instruction queue reads 3629490Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_writes 12971 # Number of integer instruction queue writes 3639490Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_wakeup_accesses 7469 # Number of integer instruction queue wakeup accesses 3648428SN/Asystem.cpu.iq.fp_inst_queue_reads 4 # Number of floating instruction queue reads 3658428SN/Asystem.cpu.iq.fp_inst_queue_writes 2 # Number of floating instruction queue writes 3668428SN/Asystem.cpu.iq.fp_inst_queue_wakeup_accesses 2 # Number of floating instruction queue wakeup accesses 3679490Sandreas.hansson@arm.comsystem.cpu.iq.int_alu_accesses 8482 # Number of integer alu accesses 3688428SN/Asystem.cpu.iq.fp_alu_accesses 2 # Number of floating point alu accesses 3699490Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.forwLoads 62 # Number of loads that had data forwarded from stores 3708428SN/Asystem.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 3719490Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.squashedLoads 1320 # Number of loads squashed 3729322Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.ignoredResponses 5 # Number of memory responses ignored because the instruction is squashed 3739490Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.memOrderViolation 12 # Number of memory ordering violations 3749490Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.squashedStores 276 # Number of stores squashed 3758428SN/Asystem.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 3768428SN/Asystem.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 3778428SN/Asystem.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled 3789490Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.cacheBlocked 38 # Number of times an access to memory failed due to the cache being blocked 3798428SN/Asystem.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 3809490Sandreas.hansson@arm.comsystem.cpu.iew.iewSquashCycles 889 # Number of cycles IEW is squashing 3819490Sandreas.hansson@arm.comsystem.cpu.iew.iewBlockCycles 223 # Number of cycles IEW is blocking 3829490Sandreas.hansson@arm.comsystem.cpu.iew.iewUnblockCycles 10 # Number of cycles IEW is unblocking 3839490Sandreas.hansson@arm.comsystem.cpu.iew.iewDispatchedInsts 10864 # Number of instructions dispatched to IQ 3849490Sandreas.hansson@arm.comsystem.cpu.iew.iewDispSquashedInsts 83 # Number of squashed instructions skipped by dispatch 3859490Sandreas.hansson@arm.comsystem.cpu.iew.iewDispLoadInsts 2483 # Number of dispatched load instructions 3869490Sandreas.hansson@arm.comsystem.cpu.iew.iewDispStoreInsts 1201 # Number of dispatched store instructions 3879490Sandreas.hansson@arm.comsystem.cpu.iew.iewDispNonSpecInsts 14 # Number of dispatched non-speculative instructions 3889490Sandreas.hansson@arm.comsystem.cpu.iew.iewIQFullEvents 2 # Number of times the IQ has become full, causing a stall 3899322Sandreas.hansson@arm.comsystem.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall 3909490Sandreas.hansson@arm.comsystem.cpu.iew.memOrderViolationEvents 12 # Number of memory order violations 3919490Sandreas.hansson@arm.comsystem.cpu.iew.predictedTakenIncorrect 106 # Number of branches that were predicted taken incorrectly 3929490Sandreas.hansson@arm.comsystem.cpu.iew.predictedNotTakenIncorrect 359 # Number of branches that were predicted not taken incorrectly 3939490Sandreas.hansson@arm.comsystem.cpu.iew.branchMispredicts 465 # Number of branch mispredicts detected at execute 3949490Sandreas.hansson@arm.comsystem.cpu.iew.iewExecutedInsts 7936 # Number of executed instructions 3959490Sandreas.hansson@arm.comsystem.cpu.iew.iewExecLoadInsts 2125 # Number of load instructions executed 3969490Sandreas.hansson@arm.comsystem.cpu.iew.iewExecSquashedInsts 389 # Number of squashed instructions skipped in execute 3978428SN/Asystem.cpu.iew.exec_swp 0 # number of swp insts executed 3989490Sandreas.hansson@arm.comsystem.cpu.iew.exec_nop 1547 # number of nop insts executed 3999490Sandreas.hansson@arm.comsystem.cpu.iew.exec_refs 3203 # number of memory reference insts executed 4009490Sandreas.hansson@arm.comsystem.cpu.iew.exec_branches 1355 # Number of branches executed 4019490Sandreas.hansson@arm.comsystem.cpu.iew.exec_stores 1078 # Number of stores executed 4029490Sandreas.hansson@arm.comsystem.cpu.iew.exec_rate 0.233042 # Inst execution rate 4039490Sandreas.hansson@arm.comsystem.cpu.iew.wb_sent 7560 # cumulative count of insts sent to commit 4049490Sandreas.hansson@arm.comsystem.cpu.iew.wb_count 7471 # cumulative count of insts written-back 4059490Sandreas.hansson@arm.comsystem.cpu.iew.wb_producers 2950 # num instructions producing a value 4069490Sandreas.hansson@arm.comsystem.cpu.iew.wb_consumers 4259 # num instructions consuming a value 4078428SN/Asystem.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 4089490Sandreas.hansson@arm.comsystem.cpu.iew.wb_rate 0.219387 # insts written-back per cycle 4099490Sandreas.hansson@arm.comsystem.cpu.iew.wb_fanout 0.692651 # average fanout of values written-back 4108428SN/Asystem.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 4119490Sandreas.hansson@arm.comsystem.cpu.commit.commitSquashedInsts 5043 # The number of squashed insts skipped by commit 4128428SN/Asystem.cpu.commit.commitNonSpecStalls 10 # The number of times commit has been forced to stall to communicate backwards 4139490Sandreas.hansson@arm.comsystem.cpu.commit.branchMispredicts 396 # The number of times a branch was mispredicted 4149490Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::samples 13237 # Number of insts commited each cycle 4159490Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::mean 0.439148 # Number of insts commited each cycle 4169490Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::stdev 1.223024 # Number of insts commited each cycle 4178428SN/Asystem.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 4189490Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::0 10853 81.99% 81.99% # Number of insts commited each cycle 4199490Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::1 966 7.30% 89.29% # Number of insts commited each cycle 4209490Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::2 635 4.80% 94.08% # Number of insts commited each cycle 4219490Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::3 328 2.48% 96.56% # Number of insts commited each cycle 4229490Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::4 148 1.12% 97.68% # Number of insts commited each cycle 4239490Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::5 96 0.73% 98.41% # Number of insts commited each cycle 4249490Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::6 63 0.48% 98.88% # Number of insts commited each cycle 4259490Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::7 41 0.31% 99.19% # Number of insts commited each cycle 4269490Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::8 107 0.81% 100.00% # Number of insts commited each cycle 4278428SN/Asystem.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 4288428SN/Asystem.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 4298428SN/Asystem.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 4309490Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::total 13237 # Number of insts commited each cycle 4319150SAli.Saidi@ARM.comsystem.cpu.commit.committedInsts 5813 # Number of instructions committed 4329150SAli.Saidi@ARM.comsystem.cpu.commit.committedOps 5813 # Number of ops (including micro ops) committed 4338428SN/Asystem.cpu.commit.swp_count 0 # Number of s/w prefetches committed 4349150SAli.Saidi@ARM.comsystem.cpu.commit.refs 2088 # Number of memory references committed 4359150SAli.Saidi@ARM.comsystem.cpu.commit.loads 1163 # Number of loads committed 4368428SN/Asystem.cpu.commit.membars 0 # Number of memory barriers committed 4379150SAli.Saidi@ARM.comsystem.cpu.commit.branches 915 # Number of branches committed 4388428SN/Asystem.cpu.commit.fp_insts 2 # Number of committed floating point instructions. 4399150SAli.Saidi@ARM.comsystem.cpu.commit.int_insts 5111 # Number of committed integer instructions. 4408428SN/Asystem.cpu.commit.function_calls 87 # Number of function calls committed. 4419490Sandreas.hansson@arm.comsystem.cpu.commit.bw_lim_events 107 # number cycles where commit BW limit reached 4428428SN/Asystem.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits 4439490Sandreas.hansson@arm.comsystem.cpu.rob.rob_reads 23973 # The number of ROB reads 4449490Sandreas.hansson@arm.comsystem.cpu.rob.rob_writes 22610 # The number of ROB writes 4459490Sandreas.hansson@arm.comsystem.cpu.timesIdled 288 # Number of times that the entire CPU went into an idle state and unscheduled itself 4469490Sandreas.hansson@arm.comsystem.cpu.idleCycles 19928 # Total number of cycles that the CPU has spent unscheduled due to idling 4479150SAli.Saidi@ARM.comsystem.cpu.committedInsts 5156 # Number of Instructions Simulated 4489150SAli.Saidi@ARM.comsystem.cpu.committedOps 5156 # Number of Ops (including micro ops) Simulated 4499150SAli.Saidi@ARM.comsystem.cpu.committedInsts_total 5156 # Number of Instructions Simulated 4509490Sandreas.hansson@arm.comsystem.cpu.cpi 6.604732 # CPI: Cycles Per Instruction 4519490Sandreas.hansson@arm.comsystem.cpu.cpi_total 6.604732 # CPI: Total CPI of All Threads 4529490Sandreas.hansson@arm.comsystem.cpu.ipc 0.151407 # IPC: Instructions Per Cycle 4539490Sandreas.hansson@arm.comsystem.cpu.ipc_total 0.151407 # IPC: Total IPC of All Threads 4549490Sandreas.hansson@arm.comsystem.cpu.int_regfile_reads 10756 # number of integer regfile reads 4559490Sandreas.hansson@arm.comsystem.cpu.int_regfile_writes 5239 # number of integer regfile writes 4568428SN/Asystem.cpu.fp_regfile_reads 3 # number of floating regfile reads 4578428SN/Asystem.cpu.fp_regfile_writes 1 # number of floating regfile writes 4589490Sandreas.hansson@arm.comsystem.cpu.misc_regfile_reads 150 # number of misc regfile reads 4599079SAli.Saidi@ARM.comsystem.cpu.icache.replacements 17 # number of replacements 4609490Sandreas.hansson@arm.comsystem.cpu.icache.tagsinuse 162.249914 # Cycle average of tags in use 4619490Sandreas.hansson@arm.comsystem.cpu.icache.total_refs 1566 # Total number of references to valid blocks. 4629490Sandreas.hansson@arm.comsystem.cpu.icache.sampled_refs 339 # Sample count of references to valid blocks. 4639490Sandreas.hansson@arm.comsystem.cpu.icache.avg_refs 4.619469 # Average number of references to valid blocks. 4648428SN/Asystem.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 4659490Sandreas.hansson@arm.comsystem.cpu.icache.occ_blocks::cpu.inst 162.249914 # Average occupied blocks per requestor 4669490Sandreas.hansson@arm.comsystem.cpu.icache.occ_percent::cpu.inst 0.079224 # Average percentage of cache occupancy 4679490Sandreas.hansson@arm.comsystem.cpu.icache.occ_percent::total 0.079224 # Average percentage of cache occupancy 4689490Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_hits::cpu.inst 1566 # number of ReadReq hits 4699490Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_hits::total 1566 # number of ReadReq hits 4709490Sandreas.hansson@arm.comsystem.cpu.icache.demand_hits::cpu.inst 1566 # number of demand (read+write) hits 4719490Sandreas.hansson@arm.comsystem.cpu.icache.demand_hits::total 1566 # number of demand (read+write) hits 4729490Sandreas.hansson@arm.comsystem.cpu.icache.overall_hits::cpu.inst 1566 # number of overall hits 4739490Sandreas.hansson@arm.comsystem.cpu.icache.overall_hits::total 1566 # number of overall hits 4749449SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_misses::cpu.inst 447 # number of ReadReq misses 4759449SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_misses::total 447 # number of ReadReq misses 4769449SAli.Saidi@ARM.comsystem.cpu.icache.demand_misses::cpu.inst 447 # number of demand (read+write) misses 4779449SAli.Saidi@ARM.comsystem.cpu.icache.demand_misses::total 447 # number of demand (read+write) misses 4789449SAli.Saidi@ARM.comsystem.cpu.icache.overall_misses::cpu.inst 447 # number of overall misses 4799449SAli.Saidi@ARM.comsystem.cpu.icache.overall_misses::total 447 # number of overall misses 4809490Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_latency::cpu.inst 22381500 # number of ReadReq miss cycles 4819490Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_latency::total 22381500 # number of ReadReq miss cycles 4829490Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_latency::cpu.inst 22381500 # number of demand (read+write) miss cycles 4839490Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_latency::total 22381500 # number of demand (read+write) miss cycles 4849490Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_latency::cpu.inst 22381500 # number of overall miss cycles 4859490Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_latency::total 22381500 # number of overall miss cycles 4869490Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_accesses::cpu.inst 2013 # number of ReadReq accesses(hits+misses) 4879490Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_accesses::total 2013 # number of ReadReq accesses(hits+misses) 4889490Sandreas.hansson@arm.comsystem.cpu.icache.demand_accesses::cpu.inst 2013 # number of demand (read+write) accesses 4899490Sandreas.hansson@arm.comsystem.cpu.icache.demand_accesses::total 2013 # number of demand (read+write) accesses 4909490Sandreas.hansson@arm.comsystem.cpu.icache.overall_accesses::cpu.inst 2013 # number of overall (read+write) accesses 4919490Sandreas.hansson@arm.comsystem.cpu.icache.overall_accesses::total 2013 # number of overall (read+write) accesses 4929490Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.222057 # miss rate for ReadReq accesses 4939490Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_rate::total 0.222057 # miss rate for ReadReq accesses 4949490Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_rate::cpu.inst 0.222057 # miss rate for demand accesses 4959490Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_rate::total 0.222057 # miss rate for demand accesses 4969490Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_rate::cpu.inst 0.222057 # miss rate for overall accesses 4979490Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_rate::total 0.222057 # miss rate for overall accesses 4989490Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 50070.469799 # average ReadReq miss latency 4999490Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::total 50070.469799 # average ReadReq miss latency 5009490Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_miss_latency::cpu.inst 50070.469799 # average overall miss latency 5019490Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_miss_latency::total 50070.469799 # average overall miss latency 5029490Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_miss_latency::cpu.inst 50070.469799 # average overall miss latency 5039490Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_miss_latency::total 50070.469799 # average overall miss latency 5049348SAli.Saidi@ARM.comsystem.cpu.icache.blocked_cycles::no_mshrs 6 # number of cycles access was blocked 5058428SN/Asystem.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 5069322Sandreas.hansson@arm.comsystem.cpu.icache.blocked::no_mshrs 1 # number of cycles access was blocked 5078428SN/Asystem.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 5089348SAli.Saidi@ARM.comsystem.cpu.icache.avg_blocked_cycles::no_mshrs 6 # average number of cycles each access was blocked 5098983Snate@binkert.orgsystem.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 5108428SN/Asystem.cpu.icache.fast_writes 0 # number of fast writes performed 5118428SN/Asystem.cpu.icache.cache_copies 0 # number of cache copies performed 5129490Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_hits::cpu.inst 108 # number of ReadReq MSHR hits 5139490Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_hits::total 108 # number of ReadReq MSHR hits 5149490Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_hits::cpu.inst 108 # number of demand (read+write) MSHR hits 5159490Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_hits::total 108 # number of demand (read+write) MSHR hits 5169490Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_hits::cpu.inst 108 # number of overall MSHR hits 5179490Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_hits::total 108 # number of overall MSHR hits 5189490Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 339 # number of ReadReq MSHR misses 5199490Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_misses::total 339 # number of ReadReq MSHR misses 5209490Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_misses::cpu.inst 339 # number of demand (read+write) MSHR misses 5219490Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_misses::total 339 # number of demand (read+write) MSHR misses 5229490Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_misses::cpu.inst 339 # number of overall MSHR misses 5239490Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_misses::total 339 # number of overall MSHR misses 5249490Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 17822000 # number of ReadReq MSHR miss cycles 5259490Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::total 17822000 # number of ReadReq MSHR miss cycles 5269490Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 17822000 # number of demand (read+write) MSHR miss cycles 5279490Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_latency::total 17822000 # number of demand (read+write) MSHR miss cycles 5289490Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 17822000 # number of overall MSHR miss cycles 5299490Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_latency::total 17822000 # number of overall MSHR miss cycles 5309490Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.168405 # mshr miss rate for ReadReq accesses 5319490Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::total 0.168405 # mshr miss rate for ReadReq accesses 5329490Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.168405 # mshr miss rate for demand accesses 5339490Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_rate::total 0.168405 # mshr miss rate for demand accesses 5349490Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.168405 # mshr miss rate for overall accesses 5359490Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_rate::total 0.168405 # mshr miss rate for overall accesses 5369490Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52572.271386 # average ReadReq mshr miss latency 5379490Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52572.271386 # average ReadReq mshr miss latency 5389490Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52572.271386 # average overall mshr miss latency 5399490Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::total 52572.271386 # average overall mshr miss latency 5409490Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52572.271386 # average overall mshr miss latency 5419490Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::total 52572.271386 # average overall mshr miss latency 5428428SN/Asystem.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 5439348SAli.Saidi@ARM.comsystem.cpu.l2cache.replacements 0 # number of replacements 5449568Sandreas.hansson@arm.comsystem.cpu.l2cache.tagsinuse 222.426637 # Cycle average of tags in use 5459348SAli.Saidi@ARM.comsystem.cpu.l2cache.total_refs 3 # Total number of references to valid blocks. 5469490Sandreas.hansson@arm.comsystem.cpu.l2cache.sampled_refs 427 # Sample count of references to valid blocks. 5479490Sandreas.hansson@arm.comsystem.cpu.l2cache.avg_refs 0.007026 # Average number of references to valid blocks. 5489348SAli.Saidi@ARM.comsystem.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 5499568Sandreas.hansson@arm.comsystem.cpu.l2cache.occ_blocks::cpu.inst 164.638337 # Average occupied blocks per requestor 5509568Sandreas.hansson@arm.comsystem.cpu.l2cache.occ_blocks::cpu.data 57.788300 # Average occupied blocks per requestor 5519490Sandreas.hansson@arm.comsystem.cpu.l2cache.occ_percent::cpu.inst 0.005024 # Average percentage of cache occupancy 5529490Sandreas.hansson@arm.comsystem.cpu.l2cache.occ_percent::cpu.data 0.001764 # Average percentage of cache occupancy 5539490Sandreas.hansson@arm.comsystem.cpu.l2cache.occ_percent::total 0.006788 # Average percentage of cache occupancy 5549348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_hits::cpu.inst 3 # number of ReadReq hits 5559348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_hits::total 3 # number of ReadReq hits 5569348SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_hits::cpu.inst 3 # number of demand (read+write) hits 5579348SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_hits::total 3 # number of demand (read+write) hits 5589348SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_hits::cpu.inst 3 # number of overall hits 5599348SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_hits::total 3 # number of overall hits 5609490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::cpu.inst 336 # number of ReadReq misses 5619490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::cpu.data 91 # number of ReadReq misses 5629490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::total 427 # number of ReadReq misses 5639348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_misses::cpu.data 51 # number of ReadExReq misses 5649348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_misses::total 51 # number of ReadExReq misses 5659490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::cpu.inst 336 # number of demand (read+write) misses 5669490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::cpu.data 142 # number of demand (read+write) misses 5679490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::total 478 # number of demand (read+write) misses 5689490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::cpu.inst 336 # number of overall misses 5699490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::cpu.data 142 # number of overall misses 5709490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::total 478 # number of overall misses 5719490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.inst 17452500 # number of ReadReq miss cycles 5729490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.data 5919000 # number of ReadReq miss cycles 5739490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::total 23371500 # number of ReadReq miss cycles 5749490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2657000 # number of ReadExReq miss cycles 5759490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::total 2657000 # number of ReadExReq miss cycles 5769490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.inst 17452500 # number of demand (read+write) miss cycles 5779490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.data 8576000 # number of demand (read+write) miss cycles 5789490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::total 26028500 # number of demand (read+write) miss cycles 5799490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.inst 17452500 # number of overall miss cycles 5809490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.data 8576000 # number of overall miss cycles 5819490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::total 26028500 # number of overall miss cycles 5829490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses::cpu.inst 339 # number of ReadReq accesses(hits+misses) 5839490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses::cpu.data 91 # number of ReadReq accesses(hits+misses) 5849490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses::total 430 # number of ReadReq accesses(hits+misses) 5859348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_accesses::cpu.data 51 # number of ReadExReq accesses(hits+misses) 5869348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_accesses::total 51 # number of ReadExReq accesses(hits+misses) 5879490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::cpu.inst 339 # number of demand (read+write) accesses 5889490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::cpu.data 142 # number of demand (read+write) accesses 5899490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::total 481 # number of demand (read+write) accesses 5909490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::cpu.inst 339 # number of overall (read+write) accesses 5919490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::cpu.data 142 # number of overall (read+write) accesses 5929490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::total 481 # number of overall (read+write) accesses 5939490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.991150 # miss rate for ReadReq accesses 5949348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses 5959490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::total 0.993023 # miss rate for ReadReq accesses 5969348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses 5979348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses 5989490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.991150 # miss rate for demand accesses 5999348SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses 6009490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::total 0.993763 # miss rate for demand accesses 6019490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.991150 # miss rate for overall accesses 6029348SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses 6039490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::total 0.993763 # miss rate for overall accesses 6049490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 51941.964286 # average ReadReq miss latency 6059490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 65043.956044 # average ReadReq miss latency 6069490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::total 54734.192037 # average ReadReq miss latency 6079490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52098.039216 # average ReadExReq miss latency 6089490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::total 52098.039216 # average ReadExReq miss latency 6099490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 51941.964286 # average overall miss latency 6109490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 60394.366197 # average overall miss latency 6119490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::total 54452.928870 # average overall miss latency 6129490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 51941.964286 # average overall miss latency 6139490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 60394.366197 # average overall miss latency 6149490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::total 54452.928870 # average overall miss latency 6159348SAli.Saidi@ARM.comsystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 6169348SAli.Saidi@ARM.comsystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 6179348SAli.Saidi@ARM.comsystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 6189348SAli.Saidi@ARM.comsystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 6199348SAli.Saidi@ARM.comsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 6209348SAli.Saidi@ARM.comsystem.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 6219348SAli.Saidi@ARM.comsystem.cpu.l2cache.fast_writes 0 # number of fast writes performed 6229348SAli.Saidi@ARM.comsystem.cpu.l2cache.cache_copies 0 # number of cache copies performed 6239490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 336 # number of ReadReq MSHR misses 6249490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.data 91 # number of ReadReq MSHR misses 6259490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::total 427 # number of ReadReq MSHR misses 6269348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 51 # number of ReadExReq MSHR misses 6279348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_misses::total 51 # number of ReadExReq MSHR misses 6289490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.inst 336 # number of demand (read+write) MSHR misses 6299490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.data 142 # number of demand (read+write) MSHR misses 6309490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::total 478 # number of demand (read+write) MSHR misses 6319490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.inst 336 # number of overall MSHR misses 6329490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.data 142 # number of overall MSHR misses 6339490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::total 478 # number of overall MSHR misses 6349568Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 13273027 # number of ReadReq MSHR miss cycles 6359568Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 4804044 # number of ReadReq MSHR miss cycles 6369568Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::total 18077071 # number of ReadReq MSHR miss cycles 6379568Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2032028 # number of ReadExReq MSHR miss cycles 6389568Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2032028 # number of ReadExReq MSHR miss cycles 6399568Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 13273027 # number of demand (read+write) MSHR miss cycles 6409568Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 6836072 # number of demand (read+write) MSHR miss cycles 6419568Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::total 20109099 # number of demand (read+write) MSHR miss cycles 6429568Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 13273027 # number of overall MSHR miss cycles 6439568Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 6836072 # number of overall MSHR miss cycles 6449568Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::total 20109099 # number of overall MSHR miss cycles 6459490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.991150 # mshr miss rate for ReadReq accesses 6469348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses 6479490Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.993023 # mshr miss rate for ReadReq accesses 6489348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses 6499348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses 6509490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.991150 # mshr miss rate for demand accesses 6519348SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses 6529490Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::total 0.993763 # mshr miss rate for demand accesses 6539490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.991150 # mshr miss rate for overall accesses 6549348SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses 6559490Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::total 0.993763 # mshr miss rate for overall accesses 6569568Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 39503.056548 # average ReadReq mshr miss latency 6579568Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 52791.692308 # average ReadReq mshr miss latency 6589568Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 42335.060890 # average ReadReq mshr miss latency 6599568Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 39843.686275 # average ReadExReq mshr miss latency 6609568Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 39843.686275 # average ReadExReq mshr miss latency 6619568Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 39503.056548 # average overall mshr miss latency 6629568Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 48141.352113 # average overall mshr miss latency 6639568Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::total 42069.244770 # average overall mshr miss latency 6649568Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 39503.056548 # average overall mshr miss latency 6659568Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 48141.352113 # average overall mshr miss latency 6669568Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::total 42069.244770 # average overall mshr miss latency 6679348SAli.Saidi@ARM.comsystem.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 6688428SN/Asystem.cpu.dcache.replacements 0 # number of replacements 6699490Sandreas.hansson@arm.comsystem.cpu.dcache.tagsinuse 91.642501 # Cycle average of tags in use 6709490Sandreas.hansson@arm.comsystem.cpu.dcache.total_refs 2424 # Total number of references to valid blocks. 6719490Sandreas.hansson@arm.comsystem.cpu.dcache.sampled_refs 142 # Sample count of references to valid blocks. 6729490Sandreas.hansson@arm.comsystem.cpu.dcache.avg_refs 17.070423 # Average number of references to valid blocks. 6738428SN/Asystem.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 6749490Sandreas.hansson@arm.comsystem.cpu.dcache.occ_blocks::cpu.data 91.642501 # Average occupied blocks per requestor 6759490Sandreas.hansson@arm.comsystem.cpu.dcache.occ_percent::cpu.data 0.022374 # Average percentage of cache occupancy 6769490Sandreas.hansson@arm.comsystem.cpu.dcache.occ_percent::total 0.022374 # Average percentage of cache occupancy 6779490Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_hits::cpu.data 1852 # number of ReadReq hits 6789490Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_hits::total 1852 # number of ReadReq hits 6799322Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_hits::cpu.data 572 # number of WriteReq hits 6809322Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_hits::total 572 # number of WriteReq hits 6819490Sandreas.hansson@arm.comsystem.cpu.dcache.demand_hits::cpu.data 2424 # number of demand (read+write) hits 6829490Sandreas.hansson@arm.comsystem.cpu.dcache.demand_hits::total 2424 # number of demand (read+write) hits 6839490Sandreas.hansson@arm.comsystem.cpu.dcache.overall_hits::cpu.data 2424 # number of overall hits 6849490Sandreas.hansson@arm.comsystem.cpu.dcache.overall_hits::total 2424 # number of overall hits 6859490Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_misses::cpu.data 148 # number of ReadReq misses 6869490Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_misses::total 148 # number of ReadReq misses 6879322Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_misses::cpu.data 353 # number of WriteReq misses 6889322Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_misses::total 353 # number of WriteReq misses 6899490Sandreas.hansson@arm.comsystem.cpu.dcache.demand_misses::cpu.data 501 # number of demand (read+write) misses 6909490Sandreas.hansson@arm.comsystem.cpu.dcache.demand_misses::total 501 # number of demand (read+write) misses 6919490Sandreas.hansson@arm.comsystem.cpu.dcache.overall_misses::cpu.data 501 # number of overall misses 6929490Sandreas.hansson@arm.comsystem.cpu.dcache.overall_misses::total 501 # number of overall misses 6939490Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_latency::cpu.data 9019500 # number of ReadReq miss cycles 6949490Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_latency::total 9019500 # number of ReadReq miss cycles 6959490Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_latency::cpu.data 15098999 # number of WriteReq miss cycles 6969490Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_latency::total 15098999 # number of WriteReq miss cycles 6979490Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_latency::cpu.data 24118499 # number of demand (read+write) miss cycles 6989490Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_latency::total 24118499 # number of demand (read+write) miss cycles 6999490Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_latency::cpu.data 24118499 # number of overall miss cycles 7009490Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_latency::total 24118499 # number of overall miss cycles 7019490Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_accesses::cpu.data 2000 # number of ReadReq accesses(hits+misses) 7029490Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_accesses::total 2000 # number of ReadReq accesses(hits+misses) 7038835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_accesses::cpu.data 925 # number of WriteReq accesses(hits+misses) 7048835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_accesses::total 925 # number of WriteReq accesses(hits+misses) 7059490Sandreas.hansson@arm.comsystem.cpu.dcache.demand_accesses::cpu.data 2925 # number of demand (read+write) accesses 7069490Sandreas.hansson@arm.comsystem.cpu.dcache.demand_accesses::total 2925 # number of demand (read+write) accesses 7079490Sandreas.hansson@arm.comsystem.cpu.dcache.overall_accesses::cpu.data 2925 # number of overall (read+write) accesses 7089490Sandreas.hansson@arm.comsystem.cpu.dcache.overall_accesses::total 2925 # number of overall (read+write) accesses 7099490Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.074000 # miss rate for ReadReq accesses 7109490Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_rate::total 0.074000 # miss rate for ReadReq accesses 7119322Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.381622 # miss rate for WriteReq accesses 7129322Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_rate::total 0.381622 # miss rate for WriteReq accesses 7139490Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_rate::cpu.data 0.171282 # miss rate for demand accesses 7149490Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_rate::total 0.171282 # miss rate for demand accesses 7159490Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_rate::cpu.data 0.171282 # miss rate for overall accesses 7169490Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_rate::total 0.171282 # miss rate for overall accesses 7179490Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 60942.567568 # average ReadReq miss latency 7189490Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::total 60942.567568 # average ReadReq miss latency 7199490Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42773.368272 # average WriteReq miss latency 7209490Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::total 42773.368272 # average WriteReq miss latency 7219490Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_miss_latency::cpu.data 48140.716567 # average overall miss latency 7229490Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_miss_latency::total 48140.716567 # average overall miss latency 7239490Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_miss_latency::cpu.data 48140.716567 # average overall miss latency 7249490Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_miss_latency::total 48140.716567 # average overall miss latency 7259490Sandreas.hansson@arm.comsystem.cpu.dcache.blocked_cycles::no_mshrs 488 # number of cycles access was blocked 7268428SN/Asystem.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 7279322Sandreas.hansson@arm.comsystem.cpu.dcache.blocked::no_mshrs 11 # number of cycles access was blocked 7288428SN/Asystem.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 7299490Sandreas.hansson@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_mshrs 44.363636 # average number of cycles each access was blocked 7308983Snate@binkert.orgsystem.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 7318428SN/Asystem.cpu.dcache.fast_writes 0 # number of fast writes performed 7328428SN/Asystem.cpu.dcache.cache_copies 0 # number of cache copies performed 7339490Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::cpu.data 57 # number of ReadReq MSHR hits 7349490Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::total 57 # number of ReadReq MSHR hits 7359322Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::cpu.data 302 # number of WriteReq MSHR hits 7369322Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::total 302 # number of WriteReq MSHR hits 7379490Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_hits::cpu.data 359 # number of demand (read+write) MSHR hits 7389490Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_hits::total 359 # number of demand (read+write) MSHR hits 7399490Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_hits::cpu.data 359 # number of overall MSHR hits 7409490Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_hits::total 359 # number of overall MSHR hits 7419490Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 91 # number of ReadReq MSHR misses 7429490Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::total 91 # number of ReadReq MSHR misses 7438835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 51 # number of WriteReq MSHR misses 7448835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_misses::total 51 # number of WriteReq MSHR misses 7459490Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_misses::cpu.data 142 # number of demand (read+write) MSHR misses 7469490Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_misses::total 142 # number of demand (read+write) MSHR misses 7479490Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_misses::cpu.data 142 # number of overall MSHR misses 7489490Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_misses::total 142 # number of overall MSHR misses 7499490Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 6013500 # number of ReadReq MSHR miss cycles 7509490Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::total 6013500 # number of ReadReq MSHR miss cycles 7519490Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2708999 # number of WriteReq MSHR miss cycles 7529490Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::total 2708999 # number of WriteReq MSHR miss cycles 7539490Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 8722499 # number of demand (read+write) MSHR miss cycles 7549490Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::total 8722499 # number of demand (read+write) MSHR miss cycles 7559490Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 8722499 # number of overall MSHR miss cycles 7569490Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::total 8722499 # number of overall MSHR miss cycles 7579490Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.045500 # mshr miss rate for ReadReq accesses 7589490Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::total 0.045500 # mshr miss rate for ReadReq accesses 7598835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.055135 # mshr miss rate for WriteReq accesses 7609055Ssaidi@eecs.umich.edusystem.cpu.dcache.WriteReq_mshr_miss_rate::total 0.055135 # mshr miss rate for WriteReq accesses 7619490Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.048547 # mshr miss rate for demand accesses 7629490Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::total 0.048547 # mshr miss rate for demand accesses 7639490Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.048547 # mshr miss rate for overall accesses 7649490Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::total 0.048547 # mshr miss rate for overall accesses 7659490Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 66082.417582 # average ReadReq mshr miss latency 7669490Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66082.417582 # average ReadReq mshr miss latency 7679490Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53117.627451 # average WriteReq mshr miss latency 7689490Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53117.627451 # average WriteReq mshr miss latency 7699490Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 61426.049296 # average overall mshr miss latency 7709490Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::total 61426.049296 # average overall mshr miss latency 7719490Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 61426.049296 # average overall mshr miss latency 7729490Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::total 61426.049296 # average overall mshr miss latency 7738428SN/Asystem.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 7746039SN/A 7756039SN/A---------- End Simulation Statistics ---------- 776