stats.txt revision 8464
12968SN/A 22968SN/A---------- Begin Simulation Statistics ---------- 39797Sandreas.hansson@arm.comsim_seconds 0.000012 # Number of seconds simulated 49797Sandreas.hansson@arm.comsim_ticks 12285500 # Number of ticks simulated 59797Sandreas.hansson@arm.comsim_freq 1000000000000 # Frequency of simulated ticks 68721SN/Ahost_inst_rate 28817 # Simulator instruction rate (inst/s) 79797Sandreas.hansson@arm.comhost_tick_rate 68479139 # Simulator tick rate (ticks/s) 89797Sandreas.hansson@arm.comhost_mem_usage 244744 # Number of bytes of host memory used 99797Sandreas.hansson@arm.comhost_seconds 0.18 # Real time elapsed on the host 109729Sandreas.hansson@arm.comsim_insts 5169 # Number of instructions simulated 119797Sandreas.hansson@arm.comsystem.cpu.dtb.read_hits 0 # DTB read hits 129797Sandreas.hansson@arm.comsystem.cpu.dtb.read_misses 0 # DTB read misses 139797Sandreas.hansson@arm.comsystem.cpu.dtb.read_accesses 0 # DTB read accesses 149797Sandreas.hansson@arm.comsystem.cpu.dtb.write_hits 0 # DTB write hits 159797Sandreas.hansson@arm.comsystem.cpu.dtb.write_misses 0 # DTB write misses 169055Ssaidi@eecs.umich.edusystem.cpu.dtb.write_accesses 0 # DTB write accesses 179797Sandreas.hansson@arm.comsystem.cpu.dtb.hits 0 # DTB hits 189797Sandreas.hansson@arm.comsystem.cpu.dtb.misses 0 # DTB misses 199797Sandreas.hansson@arm.comsystem.cpu.dtb.accesses 0 # DTB accesses 209797Sandreas.hansson@arm.comsystem.cpu.itb.read_hits 0 # DTB read hits 219797Sandreas.hansson@arm.comsystem.cpu.itb.read_misses 0 # DTB read misses 229797Sandreas.hansson@arm.comsystem.cpu.itb.read_accesses 0 # DTB read accesses 239797Sandreas.hansson@arm.comsystem.cpu.itb.write_hits 0 # DTB write hits 249797Sandreas.hansson@arm.comsystem.cpu.itb.write_misses 0 # DTB write misses 259797Sandreas.hansson@arm.comsystem.cpu.itb.write_accesses 0 # DTB write accesses 269797Sandreas.hansson@arm.comsystem.cpu.itb.hits 0 # DTB hits 279055Ssaidi@eecs.umich.edusystem.cpu.itb.misses 0 # DTB misses 289797Sandreas.hansson@arm.comsystem.cpu.itb.accesses 0 # DTB accesses 299797Sandreas.hansson@arm.comsystem.cpu.workload.num_syscalls 8 # Number of system calls 309797Sandreas.hansson@arm.comsystem.cpu.numCycles 24572 # number of cpu cycles simulated 319797Sandreas.hansson@arm.comsystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 329797Sandreas.hansson@arm.comsystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 339797Sandreas.hansson@arm.comsystem.cpu.BPredUnit.lookups 1982 # Number of BP lookups 349797Sandreas.hansson@arm.comsystem.cpu.BPredUnit.condPredicted 1348 # Number of conditional branches predicted 359797Sandreas.hansson@arm.comsystem.cpu.BPredUnit.condIncorrect 399 # Number of conditional branches incorrect 369797Sandreas.hansson@arm.comsystem.cpu.BPredUnit.BTBLookups 1584 # Number of BTB lookups 379797Sandreas.hansson@arm.comsystem.cpu.BPredUnit.BTBHits 496 # Number of BTB hits 389797Sandreas.hansson@arm.comsystem.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 399797Sandreas.hansson@arm.comsystem.cpu.BPredUnit.usedRAS 251 # Number of times the RAS was used to get a target. 409797Sandreas.hansson@arm.comsystem.cpu.BPredUnit.RASInCorrect 71 # Number of incorrect RAS predictions. 419797Sandreas.hansson@arm.comsystem.cpu.fetch.icacheStallCycles 7946 # Number of cycles fetch is stalled on an Icache miss 429797Sandreas.hansson@arm.comsystem.cpu.fetch.Insts 12305 # Number of instructions fetch has processed 439797Sandreas.hansson@arm.comsystem.cpu.fetch.Branches 1982 # Number of branches that fetch encountered 449797Sandreas.hansson@arm.comsystem.cpu.fetch.predictedBranches 747 # Number of branches that fetch has predicted taken 459797Sandreas.hansson@arm.comsystem.cpu.fetch.Cycles 3034 # Number of cycles fetch has run and was not squashing or blocked 469797Sandreas.hansson@arm.comsystem.cpu.fetch.SquashCycles 1194 # Number of cycles fetch has spent squashing 479797Sandreas.hansson@arm.comsystem.cpu.fetch.BlockedCycles 756 # Number of cycles fetch has spent blocked 489797Sandreas.hansson@arm.comsystem.cpu.fetch.MiscStallCycles 1 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 499797Sandreas.hansson@arm.comsystem.cpu.fetch.PendingTrapStallCycles 145 # Number of stall cycles due to pending traps 509797Sandreas.hansson@arm.comsystem.cpu.fetch.CacheLines 1787 # Number of cache lines fetched 519838Sandreas.hansson@arm.comsystem.cpu.fetch.IcacheSquashes 231 # Number of outstanding Icache misses that were squashed 529838Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::samples 12667 # Number of instructions fetched each cycle (Total) 539838Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::mean 0.971422 # Number of instructions fetched each cycle (Total) 549838Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::stdev 2.277830 # Number of instructions fetched each cycle (Total) 559312Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 569312Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::0 9633 76.05% 76.05% # Number of instructions fetched each cycle (Total) 579312Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::1 1253 9.89% 85.94% # Number of instructions fetched each cycle (Total) 589312Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::2 111 0.88% 86.82% # Number of instructions fetched each cycle (Total) 599838Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::3 138 1.09% 87.91% # Number of instructions fetched each cycle (Total) 609312Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::4 289 2.28% 90.19% # Number of instructions fetched each cycle (Total) 619312Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::5 92 0.73% 90.91% # Number of instructions fetched each cycle (Total) 629312Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::6 132 1.04% 91.96% # Number of instructions fetched each cycle (Total) 639312Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::7 144 1.14% 93.09% # Number of instructions fetched each cycle (Total) 649312Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::8 875 6.91% 100.00% # Number of instructions fetched each cycle (Total) 659312Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 669312Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 679312Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 689312Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::total 12667 # Number of instructions fetched each cycle (Total) 699312Sandreas.hansson@arm.comsystem.cpu.fetch.branchRate 0.080661 # Number of branch fetches per cycle 709312Sandreas.hansson@arm.comsystem.cpu.fetch.rate 0.500773 # Number of inst fetches per cycle 719312Sandreas.hansson@arm.comsystem.cpu.decode.IdleCycles 8135 # Number of cycles decode is idle 729312Sandreas.hansson@arm.comsystem.cpu.decode.BlockedCycles 871 # Number of cycles decode is blocked 739312Sandreas.hansson@arm.comsystem.cpu.decode.RunCycles 2867 # Number of cycles decode is running 749312Sandreas.hansson@arm.comsystem.cpu.decode.UnblockCycles 51 # Number of cycles decode is unblocking 759312Sandreas.hansson@arm.comsystem.cpu.decode.SquashCycles 743 # Number of cycles decode is squashing 769312Sandreas.hansson@arm.comsystem.cpu.decode.BranchResolved 107 # Number of times decode resolved a branch 779312Sandreas.hansson@arm.comsystem.cpu.decode.BranchMispred 43 # Number of times decode detected a branch misprediction 789312Sandreas.hansson@arm.comsystem.cpu.decode.DecodedInsts 11479 # Number of instructions handled by decode 799312Sandreas.hansson@arm.comsystem.cpu.decode.SquashedInsts 162 # Number of squashed instructions handled by decode 809312Sandreas.hansson@arm.comsystem.cpu.rename.SquashCycles 743 # Number of cycles rename is squashing 819312Sandreas.hansson@arm.comsystem.cpu.rename.IdleCycles 8306 # Number of cycles rename is idle 829312Sandreas.hansson@arm.comsystem.cpu.rename.BlockCycles 258 # Number of cycles rename is blocking 839312Sandreas.hansson@arm.comsystem.cpu.rename.serializeStallCycles 499 # count of cycles rename stalled for serializing inst 849312Sandreas.hansson@arm.comsystem.cpu.rename.RunCycles 2750 # Number of cycles rename is running 859312Sandreas.hansson@arm.comsystem.cpu.rename.UnblockCycles 111 # Number of cycles rename is unblocking 869312Sandreas.hansson@arm.comsystem.cpu.rename.RenamedInsts 11058 # Number of instructions processed by rename 879312Sandreas.hansson@arm.comsystem.cpu.rename.LSQFullEvents 101 # Number of times rename has blocked due to LSQ full 889312Sandreas.hansson@arm.comsystem.cpu.rename.RenamedOperands 6730 # Number of destination operands rename has renamed 899312Sandreas.hansson@arm.comsystem.cpu.rename.RenameLookups 13185 # Number of register rename lookups that rename has made 909312Sandreas.hansson@arm.comsystem.cpu.rename.int_rename_lookups 13180 # Number of integer rename lookups 919312Sandreas.hansson@arm.comsystem.cpu.rename.fp_rename_lookups 5 # Number of floating rename lookups 929312Sandreas.hansson@arm.comsystem.cpu.rename.CommittedMaps 3410 # Number of HB maps that are committed 939312Sandreas.hansson@arm.comsystem.cpu.rename.UndoneMaps 3320 # Number of HB maps that are undone due to squashing 949312Sandreas.hansson@arm.comsystem.cpu.rename.serializingInsts 18 # count of serializing insts renamed 959312Sandreas.hansson@arm.comsystem.cpu.rename.tempSerializingInsts 11 # count of temporary serializing insts renamed 969312Sandreas.hansson@arm.comsystem.cpu.rename.skidInsts 281 # count of insts added to the skid buffer 979312Sandreas.hansson@arm.comsystem.cpu.memDep0.insertedLoads 2359 # Number of loads inserted to the mem dependence unit. 989312Sandreas.hansson@arm.comsystem.cpu.memDep0.insertedStores 1184 # Number of stores inserted to the mem dependence unit. 999312Sandreas.hansson@arm.comsystem.cpu.memDep0.conflictingLoads 1 # Number of conflicting loads. 1009312Sandreas.hansson@arm.comsystem.cpu.memDep0.conflictingStores 1 # Number of conflicting stores. 1019312Sandreas.hansson@arm.comsystem.cpu.iq.iqInstsAdded 8691 # Number of instructions added to the IQ (excludes non-spec) 1029312Sandreas.hansson@arm.comsystem.cpu.iq.iqNonSpecInstsAdded 13 # Number of non-speculative instructions added to the IQ 1039568Sandreas.hansson@arm.comsystem.cpu.iq.iqInstsIssued 7857 # Number of instructions issued 1049568Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedInstsIssued 51 # Number of squashed instructions issued 1059568Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedInstsExamined 3019 # Number of squashed instructions iterated over during squash; mainly for profiling 1069568Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedOperandsExamined 1823 # Number of squashed operands that are examined and possibly removed from graph 1079568Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedNonSpecRemoved 3 # Number of squashed non-spec instructions that were removed 1089568Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::samples 12667 # Number of insts issued each cycle 1099568Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::mean 0.620273 # Number of insts issued each cycle 1109312Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::stdev 1.285525 # Number of insts issued each cycle 1119312Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 1129312Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::0 9298 73.40% 73.40% # Number of insts issued each cycle 1139312Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::1 1326 10.47% 83.87% # Number of insts issued each cycle 1149312Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::2 831 6.56% 90.43% # Number of insts issued each cycle 1159312Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::3 513 4.05% 94.48% # Number of insts issued each cycle 1169312Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::4 361 2.85% 97.33% # Number of insts issued each cycle 1179312Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::5 205 1.62% 98.95% # Number of insts issued each cycle 1189312Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::6 85 0.67% 99.62% # Number of insts issued each cycle 1199312Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::7 33 0.26% 99.88% # Number of insts issued each cycle 1209312Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::8 15 0.12% 100.00% # Number of insts issued each cycle 1219312Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 1229312Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 1239312Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 1249312Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::total 12667 # Number of insts issued each cycle 1259312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 1269312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntAlu 3 2.07% 2.07% # attempts to use FU when none available 1279312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntMult 0 0.00% 2.07% # attempts to use FU when none available 1289312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntDiv 0 0.00% 2.07% # attempts to use FU when none available 1299312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatAdd 0 0.00% 2.07% # attempts to use FU when none available 1309312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatCmp 0 0.00% 2.07% # attempts to use FU when none available 1319312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatCvt 0 0.00% 2.07% # attempts to use FU when none available 1329312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatMult 0 0.00% 2.07% # attempts to use FU when none available 1339312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatDiv 0 0.00% 2.07% # attempts to use FU when none available 1349312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatSqrt 0 0.00% 2.07% # attempts to use FU when none available 1359312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAdd 0 0.00% 2.07% # attempts to use FU when none available 1369312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAddAcc 0 0.00% 2.07% # attempts to use FU when none available 1379312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAlu 0 0.00% 2.07% # attempts to use FU when none available 1389312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdCmp 0 0.00% 2.07% # attempts to use FU when none available 1399312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdCvt 0 0.00% 2.07% # attempts to use FU when none available 1409312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMisc 0 0.00% 2.07% # attempts to use FU when none available 1419312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMult 0 0.00% 2.07% # attempts to use FU when none available 1429312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMultAcc 0 0.00% 2.07% # attempts to use FU when none available 1439312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdShift 0 0.00% 2.07% # attempts to use FU when none available 1449312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 2.07% # attempts to use FU when none available 1459312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdSqrt 0 0.00% 2.07% # attempts to use FU when none available 1469312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 2.07% # attempts to use FU when none available 1479312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 2.07% # attempts to use FU when none available 1489312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 2.07% # attempts to use FU when none available 1499312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 2.07% # attempts to use FU when none available 1509312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 2.07% # attempts to use FU when none available 1519312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 2.07% # attempts to use FU when none available 1529312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMult 0 0.00% 2.07% # attempts to use FU when none available 1539312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 2.07% # attempts to use FU when none available 1549312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 2.07% # attempts to use FU when none available 1559312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::MemRead 90 62.07% 64.14% # attempts to use FU when none available 1569312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::MemWrite 52 35.86% 100.00% # attempts to use FU when none available 1579312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 1589312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 1599312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued 1609312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntAlu 4616 58.75% 58.75% # Type of FU issued 1619312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntMult 4 0.05% 58.80% # Type of FU issued 1629312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntDiv 2 0.03% 58.83% # Type of FU issued 1639312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatAdd 2 0.03% 58.85% # Type of FU issued 1649312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatCmp 0 0.00% 58.85% # Type of FU issued 1659312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatCvt 0 0.00% 58.85% # Type of FU issued 1669312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatMult 0 0.00% 58.85% # Type of FU issued 1679312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatDiv 0 0.00% 58.85% # Type of FU issued 1689312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 58.85% # Type of FU issued 1699312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAdd 0 0.00% 58.85% # Type of FU issued 1709312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 58.85% # Type of FU issued 1719312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAlu 0 0.00% 58.85% # Type of FU issued 1729312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdCmp 0 0.00% 58.85% # Type of FU issued 1739312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdCvt 0 0.00% 58.85% # Type of FU issued 1749729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMisc 0 0.00% 58.85% # Type of FU issued 1759729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMult 0 0.00% 58.85% # Type of FU issued 1769729Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 58.85% # Type of FU issued 1779312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdShift 0 0.00% 58.85% # Type of FU issued 1789312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 58.85% # Type of FU issued 1799312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 58.85% # Type of FU issued 1809312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 58.85% # Type of FU issued 1819312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 58.85% # Type of FU issued 1829312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 58.85% # Type of FU issued 1839312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 58.85% # Type of FU issued 1849312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 58.85% # Type of FU issued 1859312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 58.85% # Type of FU issued 1869312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 58.85% # Type of FU issued 1879312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 58.85% # Type of FU issued 1889312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 58.85% # Type of FU issued 1899490Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::MemRead 2141 27.25% 86.10% # Type of FU issued 1909312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::MemWrite 1092 13.90% 100.00% # Type of FU issued 1919312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 1929312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 1939312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::total 7857 # Type of FU issued 1949312Sandreas.hansson@arm.comsystem.cpu.iq.rate 0.319754 # Inst issue rate 1959312Sandreas.hansson@arm.comsystem.cpu.iq.fu_busy_cnt 145 # FU busy when requested 1969312Sandreas.hansson@arm.comsystem.cpu.iq.fu_busy_rate 0.018455 # FU busy rate (busy events/executed inst) 1979312Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_reads 28573 # Number of integer instruction queue reads 1989797Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_writes 11730 # Number of integer instruction queue writes 1999797Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_wakeup_accesses 7154 # Number of integer instruction queue wakeup accesses 2009729Sandreas.hansson@arm.comsystem.cpu.iq.fp_inst_queue_reads 4 # Number of floating instruction queue reads 2019797Sandreas.hansson@arm.comsystem.cpu.iq.fp_inst_queue_writes 2 # Number of floating instruction queue writes 2029797Sandreas.hansson@arm.comsystem.cpu.iq.fp_inst_queue_wakeup_accesses 2 # Number of floating instruction queue wakeup accesses 2039797Sandreas.hansson@arm.comsystem.cpu.iq.int_alu_accesses 8000 # Number of integer alu accesses 2049797Sandreas.hansson@arm.comsystem.cpu.iq.fp_alu_accesses 2 # Number of floating point alu accesses 2059797Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.forwLoads 65 # Number of loads that had data forwarded from stores 2069797Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 2079797Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.squashedLoads 1195 # Number of loads squashed 2089797Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.ignoredResponses 4 # Number of memory responses ignored because the instruction is squashed 2099797Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.memOrderViolation 9 # Number of memory ordering violations 2109797Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.squashedStores 259 # Number of stores squashed 2119797Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 2129797Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 2139797Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled 2149797Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked 2159797Sandreas.hansson@arm.comsystem.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 2169797Sandreas.hansson@arm.comsystem.cpu.iew.iewSquashCycles 743 # Number of cycles IEW is squashing 2179797Sandreas.hansson@arm.comsystem.cpu.iew.iewBlockCycles 165 # Number of cycles IEW is blocking 2189797Sandreas.hansson@arm.comsystem.cpu.iew.iewUnblockCycles 13 # Number of cycles IEW is unblocking 2199797Sandreas.hansson@arm.comsystem.cpu.iew.iewDispatchedInsts 10089 # Number of instructions dispatched to IQ 2209797Sandreas.hansson@arm.comsystem.cpu.iew.iewDispSquashedInsts 128 # Number of squashed instructions skipped by dispatch 2219797Sandreas.hansson@arm.comsystem.cpu.iew.iewDispLoadInsts 2359 # Number of dispatched load instructions 2229797Sandreas.hansson@arm.comsystem.cpu.iew.iewDispStoreInsts 1184 # Number of dispatched store instructions 2239797Sandreas.hansson@arm.comsystem.cpu.iew.iewDispNonSpecInsts 13 # Number of dispatched non-speculative instructions 2249797Sandreas.hansson@arm.comsystem.cpu.iew.iewIQFullEvents 6 # Number of times the IQ has become full, causing a stall 2259797Sandreas.hansson@arm.comsystem.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall 2269134Ssaidi@eecs.umich.edusystem.cpu.iew.memOrderViolationEvents 9 # Number of memory order violations 2279797Sandreas.hansson@arm.comsystem.cpu.iew.predictedTakenIncorrect 107 # Number of branches that were predicted taken incorrectly 2289079SAli.Saidi@ARM.comsystem.cpu.iew.predictedNotTakenIncorrect 309 # Number of branches that were predicted not taken incorrectly 2298835SAli.Saidi@ARM.comsystem.cpu.iew.branchMispredicts 416 # Number of branch mispredicts detected at execute 2309079SAli.Saidi@ARM.comsystem.cpu.iew.iewExecutedInsts 7573 # Number of executed instructions 2319797Sandreas.hansson@arm.comsystem.cpu.iew.iewExecLoadInsts 2041 # Number of load instructions executed 2329797Sandreas.hansson@arm.comsystem.cpu.iew.iewExecSquashedInsts 284 # Number of squashed instructions skipped in execute 2339797Sandreas.hansson@arm.comsystem.cpu.iew.exec_swp 0 # number of swp insts executed 2349797Sandreas.hansson@arm.comsystem.cpu.iew.exec_nop 1385 # number of nop insts executed 2359797Sandreas.hansson@arm.comsystem.cpu.iew.exec_refs 3109 # number of memory reference insts executed 2369797Sandreas.hansson@arm.comsystem.cpu.iew.exec_branches 1276 # Number of branches executed 2379797Sandreas.hansson@arm.comsystem.cpu.iew.exec_stores 1068 # Number of stores executed 2389797Sandreas.hansson@arm.comsystem.cpu.iew.exec_rate 0.308196 # Inst execution rate 2399797Sandreas.hansson@arm.comsystem.cpu.iew.wb_sent 7250 # cumulative count of insts sent to commit 2409797Sandreas.hansson@arm.comsystem.cpu.iew.wb_count 7156 # cumulative count of insts written-back 2419797Sandreas.hansson@arm.comsystem.cpu.iew.wb_producers 2771 # num instructions producing a value 2429797Sandreas.hansson@arm.comsystem.cpu.iew.wb_consumers 3964 # num instructions consuming a value 2439797Sandreas.hansson@arm.comsystem.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 2449797Sandreas.hansson@arm.comsystem.cpu.iew.wb_rate 0.291226 # insts written-back per cycle 2459797Sandreas.hansson@arm.comsystem.cpu.iew.wb_fanout 0.699041 # average fanout of values written-back 2469797Sandreas.hansson@arm.comsystem.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 2479797Sandreas.hansson@arm.comsystem.cpu.commit.commitCommittedInsts 5826 # The number of committed instructions 2489797Sandreas.hansson@arm.comsystem.cpu.commit.commitSquashedInsts 4255 # The number of squashed insts skipped by commit 2499797Sandreas.hansson@arm.comsystem.cpu.commit.commitNonSpecStalls 10 # The number of times commit has been forced to stall to communicate backwards 2509797Sandreas.hansson@arm.comsystem.cpu.commit.branchMispredicts 357 # The number of times a branch was mispredicted 2519797Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::samples 11924 # Number of insts commited each cycle 2529797Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::mean 0.488594 # Number of insts commited each cycle 2539797Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::stdev 1.274116 # Number of insts commited each cycle 2549797Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 2559797Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::0 9523 79.86% 79.86% # Number of insts commited each cycle 2569797Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::1 968 8.12% 87.98% # Number of insts commited each cycle 2579797Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::2 656 5.50% 93.48% # Number of insts commited each cycle 2589797Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::3 322 2.70% 96.18% # Number of insts commited each cycle 2599797Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::4 146 1.22% 97.41% # Number of insts commited each cycle 2609797Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::5 102 0.86% 98.26% # Number of insts commited each cycle 2619797Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::6 64 0.54% 98.80% # Number of insts commited each cycle 2629797Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::7 42 0.35% 99.15% # Number of insts commited each cycle 2639797Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::8 101 0.85% 100.00% # Number of insts commited each cycle 2649797Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 2659797Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 2669797Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 2679797Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::total 11924 # Number of insts commited each cycle 2689797Sandreas.hansson@arm.comsystem.cpu.commit.count 5826 # Number of instructions committed 2699797Sandreas.hansson@arm.comsystem.cpu.commit.swp_count 0 # Number of s/w prefetches committed 2709797Sandreas.hansson@arm.comsystem.cpu.commit.refs 2089 # Number of memory references committed 2719797Sandreas.hansson@arm.comsystem.cpu.commit.loads 1164 # Number of loads committed 2729797Sandreas.hansson@arm.comsystem.cpu.commit.membars 0 # Number of memory barriers committed 2739797Sandreas.hansson@arm.comsystem.cpu.commit.branches 916 # Number of branches committed 2749797Sandreas.hansson@arm.comsystem.cpu.commit.fp_insts 2 # Number of committed floating point instructions. 2759797Sandreas.hansson@arm.comsystem.cpu.commit.int_insts 5124 # Number of committed integer instructions. 2769797Sandreas.hansson@arm.comsystem.cpu.commit.function_calls 87 # Number of function calls committed. 2779797Sandreas.hansson@arm.comsystem.cpu.commit.bw_lim_events 101 # number cycles where commit BW limit reached 2789797Sandreas.hansson@arm.comsystem.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits 2799797Sandreas.hansson@arm.comsystem.cpu.rob.rob_reads 21891 # The number of ROB reads 2809797Sandreas.hansson@arm.comsystem.cpu.rob.rob_writes 20916 # The number of ROB writes 2819797Sandreas.hansson@arm.comsystem.cpu.timesIdled 251 # Number of times that the entire CPU went into an idle state and unscheduled itself 2829797Sandreas.hansson@arm.comsystem.cpu.idleCycles 11905 # Total number of cycles that the CPU has spent unscheduled due to idling 2839797Sandreas.hansson@arm.comsystem.cpu.committedInsts 5169 # Number of Instructions Simulated 2849797Sandreas.hansson@arm.comsystem.cpu.committedInsts_total 5169 # Number of Instructions Simulated 2859797Sandreas.hansson@arm.comsystem.cpu.cpi 4.753724 # CPI: Cycles Per Instruction 2869797Sandreas.hansson@arm.comsystem.cpu.cpi_total 4.753724 # CPI: Total CPI of All Threads 2879797Sandreas.hansson@arm.comsystem.cpu.ipc 0.210361 # IPC: Instructions Per Cycle 2889797Sandreas.hansson@arm.comsystem.cpu.ipc_total 0.210361 # IPC: Total IPC of All Threads 2899797Sandreas.hansson@arm.comsystem.cpu.int_regfile_reads 10347 # number of integer regfile reads 2909797Sandreas.hansson@arm.comsystem.cpu.int_regfile_writes 5013 # number of integer regfile writes 2919797Sandreas.hansson@arm.comsystem.cpu.fp_regfile_reads 3 # number of floating regfile reads 2929797Sandreas.hansson@arm.comsystem.cpu.fp_regfile_writes 1 # number of floating regfile writes 2939797Sandreas.hansson@arm.comsystem.cpu.misc_regfile_reads 154 # number of misc regfile reads 2949079SAli.Saidi@ARM.comsystem.cpu.icache.replacements 17 # number of replacements 2959797Sandreas.hansson@arm.comsystem.cpu.icache.tagsinuse 161.262110 # Cycle average of tags in use 2969797Sandreas.hansson@arm.comsystem.cpu.icache.total_refs 1367 # Total number of references to valid blocks. 2979797Sandreas.hansson@arm.comsystem.cpu.icache.sampled_refs 336 # Sample count of references to valid blocks. 2989797Sandreas.hansson@arm.comsystem.cpu.icache.avg_refs 4.068452 # Average number of references to valid blocks. 2999797Sandreas.hansson@arm.comsystem.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 3009797Sandreas.hansson@arm.comsystem.cpu.icache.occ_blocks::0 161.262110 # Average occupied blocks per context 3019797Sandreas.hansson@arm.comsystem.cpu.icache.occ_percent::0 0.078741 # Average percentage of cache occupancy 3029797Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_hits 1367 # number of ReadReq hits 3039797Sandreas.hansson@arm.comsystem.cpu.icache.demand_hits 1367 # number of demand (read+write) hits 3049797Sandreas.hansson@arm.comsystem.cpu.icache.overall_hits 1367 # number of overall hits 3059797Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_misses 420 # number of ReadReq misses 3069797Sandreas.hansson@arm.comsystem.cpu.icache.demand_misses 420 # number of demand (read+write) misses 3079797Sandreas.hansson@arm.comsystem.cpu.icache.overall_misses 420 # number of overall misses 3089079SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_miss_latency 15216000 # number of ReadReq miss cycles 3099797Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_latency 15216000 # number of demand (read+write) miss cycles 3109797Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_latency 15216000 # number of overall miss cycles 3119797Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_accesses 1787 # number of ReadReq accesses(hits+misses) 3129797Sandreas.hansson@arm.comsystem.cpu.icache.demand_accesses 1787 # number of demand (read+write) accesses 3139079SAli.Saidi@ARM.comsystem.cpu.icache.overall_accesses 1787 # number of overall (read+write) accesses 3149797Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_rate 0.235031 # miss rate for ReadReq accesses 3159797Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_rate 0.235031 # miss rate for demand accesses 3169797Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_rate 0.235031 # miss rate for overall accesses 3179797Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency 36228.571429 # average ReadReq miss latency 3188721SN/Asystem.cpu.icache.demand_avg_miss_latency 36228.571429 # average overall miss latency 3198721SN/Asystem.cpu.icache.overall_avg_miss_latency 36228.571429 # average overall miss latency 3208721SN/Asystem.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 3218721SN/Asystem.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 3228983Snate@binkert.orgsystem.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 3238983Snate@binkert.orgsystem.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 3248721SN/Asystem.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked 3258721SN/Asystem.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked 3269797Sandreas.hansson@arm.comsystem.cpu.icache.fast_writes 0 # number of fast writes performed 3279797Sandreas.hansson@arm.comsystem.cpu.icache.cache_copies 0 # number of cache copies performed 3288721SN/Asystem.cpu.icache.writebacks 0 # number of writebacks 3299797Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_hits 84 # number of ReadReq MSHR hits 3309797Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_hits 84 # number of demand (read+write) MSHR hits 3319797Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_hits 84 # number of overall MSHR hits 3329797Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_misses 336 # number of ReadReq MSHR misses 3339797Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_misses 336 # number of demand (read+write) MSHR misses 3349797Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_misses 336 # number of overall MSHR misses 3359797Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses 3369797Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency 11782000 # number of ReadReq MSHR miss cycles 3379797Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_latency 11782000 # number of demand (read+write) MSHR miss cycles 3389797Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_latency 11782000 # number of overall MSHR miss cycles 3399797Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles 3408835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_mshr_miss_rate 0.188025 # mshr miss rate for ReadReq accesses 3418721SN/Asystem.cpu.icache.demand_mshr_miss_rate 0.188025 # mshr miss rate for demand accesses 3429797Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_rate 0.188025 # mshr miss rate for overall accesses 3439797Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency 35065.476190 # average ReadReq mshr miss latency 3449797Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency 35065.476190 # average overall mshr miss latency 3459797Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency 35065.476190 # average overall mshr miss latency 3469797Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency 3479797Sandreas.hansson@arm.comsystem.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated 3488835SAli.Saidi@ARM.comsystem.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions 3498721SN/Asystem.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 3509797Sandreas.hansson@arm.comsystem.cpu.dcache.replacements 0 # number of replacements 3519797Sandreas.hansson@arm.comsystem.cpu.dcache.tagsinuse 92.136669 # Cycle average of tags in use 3529797Sandreas.hansson@arm.comsystem.cpu.dcache.total_refs 2391 # Total number of references to valid blocks. 3539797Sandreas.hansson@arm.comsystem.cpu.dcache.sampled_refs 142 # Sample count of references to valid blocks. 3548835SAli.Saidi@ARM.comsystem.cpu.dcache.avg_refs 16.838028 # Average number of references to valid blocks. 3559055Ssaidi@eecs.umich.edusystem.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 3568835SAli.Saidi@ARM.comsystem.cpu.dcache.occ_blocks::0 92.136669 # Average occupied blocks per context 3579055Ssaidi@eecs.umich.edusystem.cpu.dcache.occ_percent::0 0.022494 # Average percentage of cache occupancy 3588835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_hits 1813 # number of ReadReq hits 3599055Ssaidi@eecs.umich.edusystem.cpu.dcache.WriteReq_hits 578 # number of WriteReq hits 3608835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_hits 2391 # number of demand (read+write) hits 3619055Ssaidi@eecs.umich.edusystem.cpu.dcache.overall_hits 2391 # number of overall hits 3628721SN/Asystem.cpu.dcache.ReadReq_misses 135 # number of ReadReq misses 3638721SN/Asystem.cpu.dcache.WriteReq_misses 347 # number of WriteReq misses 3648721SN/Asystem.cpu.dcache.demand_misses 482 # number of demand (read+write) misses 3658721SN/Asystem.cpu.dcache.overall_misses 482 # number of overall misses 3668983Snate@binkert.orgsystem.cpu.dcache.ReadReq_miss_latency 4832000 # number of ReadReq miss cycles 3678983Snate@binkert.orgsystem.cpu.dcache.WriteReq_miss_latency 11507500 # number of WriteReq miss cycles 3688721SN/Asystem.cpu.dcache.demand_miss_latency 16339500 # number of demand (read+write) miss cycles 3698721SN/Asystem.cpu.dcache.overall_miss_latency 16339500 # number of overall miss cycles 3708835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_accesses 1948 # number of ReadReq accesses(hits+misses) 3718835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_accesses 925 # number of WriteReq accesses(hits+misses) 3728721SN/Asystem.cpu.dcache.demand_accesses 2873 # number of demand (read+write) accesses 3738721SN/Asystem.cpu.dcache.overall_accesses 2873 # number of overall (read+write) accesses 3748721SN/Asystem.cpu.dcache.ReadReq_miss_rate 0.069302 # miss rate for ReadReq accesses 3758721SN/Asystem.cpu.dcache.WriteReq_miss_rate 0.375135 # miss rate for WriteReq accesses 3768721SN/Asystem.cpu.dcache.demand_miss_rate 0.167769 # miss rate for demand accesses 3778721SN/Asystem.cpu.dcache.overall_miss_rate 0.167769 # miss rate for overall accesses 3788721SN/Asystem.cpu.dcache.ReadReq_avg_miss_latency 35792.592593 # average ReadReq miss latency 3798721SN/Asystem.cpu.dcache.WriteReq_avg_miss_latency 33162.824207 # average WriteReq miss latency 3808721SN/Asystem.cpu.dcache.demand_avg_miss_latency 33899.377593 # average overall miss latency 3818721SN/Asystem.cpu.dcache.overall_avg_miss_latency 33899.377593 # average overall miss latency 3828721SN/Asystem.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 3838721SN/Asystem.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 3848721SN/Asystem.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 3858721SN/Asystem.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 3868721SN/Asystem.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked 3878721SN/Asystem.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked 3888721SN/Asystem.cpu.dcache.fast_writes 0 # number of fast writes performed 3899797Sandreas.hansson@arm.comsystem.cpu.dcache.cache_copies 0 # number of cache copies performed 3908721SN/Asystem.cpu.dcache.writebacks 0 # number of writebacks 3918721SN/Asystem.cpu.dcache.ReadReq_mshr_hits 44 # number of ReadReq MSHR hits 3928721SN/Asystem.cpu.dcache.WriteReq_mshr_hits 296 # number of WriteReq MSHR hits 3939797Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_hits 340 # number of demand (read+write) MSHR hits 3948721SN/Asystem.cpu.dcache.overall_mshr_hits 340 # number of overall MSHR hits 3958721SN/Asystem.cpu.dcache.ReadReq_mshr_misses 91 # number of ReadReq MSHR misses 3968721SN/Asystem.cpu.dcache.WriteReq_mshr_misses 51 # number of WriteReq MSHR misses 3979797Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_misses 142 # number of demand (read+write) MSHR misses 3986024SN/Asystem.cpu.dcache.overall_mshr_misses 142 # number of overall MSHR misses 3998721SN/Asystem.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses 4008721SN/Asystem.cpu.dcache.ReadReq_mshr_miss_latency 3272000 # number of ReadReq MSHR miss cycles 4019797Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency 1836500 # number of WriteReq MSHR miss cycles 4028721SN/Asystem.cpu.dcache.demand_mshr_miss_latency 5108500 # number of demand (read+write) MSHR miss cycles 4038721SN/Asystem.cpu.dcache.overall_mshr_miss_latency 5108500 # number of overall MSHR miss cycles 4049797Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles 4058721SN/Asystem.cpu.dcache.ReadReq_mshr_miss_rate 0.046715 # mshr miss rate for ReadReq accesses 4068721SN/Asystem.cpu.dcache.WriteReq_mshr_miss_rate 0.055135 # mshr miss rate for WriteReq accesses 4078721SN/Asystem.cpu.dcache.demand_mshr_miss_rate 0.049426 # mshr miss rate for demand accesses 4088721SN/Asystem.cpu.dcache.overall_mshr_miss_rate 0.049426 # mshr miss rate for overall accesses 4098721SN/Asystem.cpu.dcache.ReadReq_avg_mshr_miss_latency 35956.043956 # average ReadReq mshr miss latency 4108721SN/Asystem.cpu.dcache.WriteReq_avg_mshr_miss_latency 36009.803922 # average WriteReq mshr miss latency 4118721SN/Asystem.cpu.dcache.demand_avg_mshr_miss_latency 35975.352113 # average overall mshr miss latency 4128721SN/Asystem.cpu.dcache.overall_avg_mshr_miss_latency 35975.352113 # average overall mshr miss latency 4136024SN/Asystem.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency 4146024SN/Asystem.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated 4158721SN/Asystem.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions 4168721SN/Asystem.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 4179797Sandreas.hansson@arm.comsystem.cpu.l2cache.replacements 0 # number of replacements 4188721SN/Asystem.cpu.l2cache.tagsinuse 221.568003 # Cycle average of tags in use 4198721SN/Asystem.cpu.l2cache.total_refs 3 # Total number of references to valid blocks. 4209797Sandreas.hansson@arm.comsystem.cpu.l2cache.sampled_refs 424 # Sample count of references to valid blocks. 4219797Sandreas.hansson@arm.comsystem.cpu.l2cache.avg_refs 0.007075 # Average number of references to valid blocks. 4229797Sandreas.hansson@arm.comsystem.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 4239797Sandreas.hansson@arm.comsystem.cpu.l2cache.occ_blocks::0 221.568003 # Average occupied blocks per context 4249797Sandreas.hansson@arm.comsystem.cpu.l2cache.occ_percent::0 0.006762 # Average percentage of cache occupancy 4259797Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_hits 3 # number of ReadReq hits 4269797Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits 3 # number of demand (read+write) hits 4279797Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits 3 # number of overall hits 4289797Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses 424 # number of ReadReq misses 4299797Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_misses 51 # number of ReadExReq misses 4309797Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses 475 # number of demand (read+write) misses 4319797Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses 475 # number of overall misses 4329797Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency 14561000 # number of ReadReq miss cycles 4339797Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency 1761000 # number of ReadExReq miss cycles 4349797Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency 16322000 # number of demand (read+write) miss cycles 4359797Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency 16322000 # number of overall miss cycles 4369797Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses 427 # number of ReadReq accesses(hits+misses) 4379797Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_accesses 51 # number of ReadExReq accesses(hits+misses) 4389797Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses 478 # number of demand (read+write) accesses 4392968SN/Asystem.cpu.l2cache.overall_accesses 478 # number of overall (read+write) accesses 4409797Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_rate 0.992974 # miss rate for ReadReq accesses 4419797Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate 1 # miss rate for ReadExReq accesses 4429797Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate 0.993724 # miss rate for demand accesses 4436291SN/Asystem.cpu.l2cache.overall_miss_rate 0.993724 # miss rate for overall accesses 4446291SN/Asystem.cpu.l2cache.ReadReq_avg_miss_latency 34341.981132 # average ReadReq miss latency 4456291SN/Asystem.cpu.l2cache.ReadExReq_avg_miss_latency 34529.411765 # average ReadExReq miss latency 4469797Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency 34362.105263 # average overall miss latency 4479797Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency 34362.105263 # average overall miss latency 4489797Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 4496291SN/Asystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 4506291SN/Asystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 4516291SN/Asystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 4529797Sandreas.hansson@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked 4539797Sandreas.hansson@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked 4549797Sandreas.hansson@arm.comsystem.cpu.l2cache.fast_writes 0 # number of fast writes performed 4556291SN/Asystem.cpu.l2cache.cache_copies 0 # number of cache copies performed 4566291SN/Asystem.cpu.l2cache.writebacks 0 # number of writebacks 4576291SN/Asystem.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits 4589797Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits 4599797Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses 424 # number of ReadReq MSHR misses 4609797Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses 51 # number of ReadExReq MSHR misses 4616127SN/Asystem.cpu.l2cache.demand_mshr_misses 475 # number of demand (read+write) MSHR misses 4626127SN/Asystem.cpu.l2cache.overall_mshr_misses 475 # number of overall MSHR misses 4636127SN/Asystem.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses 4649797Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency 13198500 # number of ReadReq MSHR miss cycles 4659797Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency 1599500 # number of ReadExReq MSHR miss cycles 4666291SN/Asystem.cpu.l2cache.demand_mshr_miss_latency 14798000 # number of demand (read+write) MSHR miss cycles 4676291SN/Asystem.cpu.l2cache.overall_mshr_miss_latency 14798000 # number of overall MSHR miss cycles 4686291SN/Asystem.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles 4696291SN/Asystem.cpu.l2cache.ReadReq_mshr_miss_rate 0.992974 # mshr miss rate for ReadReq accesses 4706291SN/Asystem.cpu.l2cache.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses 4716291SN/Asystem.cpu.l2cache.demand_mshr_miss_rate 0.993724 # mshr miss rate for demand accesses 4726291SN/Asystem.cpu.l2cache.overall_mshr_miss_rate 0.993724 # mshr miss rate for overall accesses 4736291SN/Asystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31128.537736 # average ReadReq mshr miss latency 4746291SN/Asystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31362.745098 # average ReadExReq mshr miss latency 4756291SN/Asystem.cpu.l2cache.demand_avg_mshr_miss_latency 31153.684211 # average overall mshr miss latency 4766291SN/Asystem.cpu.l2cache.overall_avg_mshr_miss_latency 31153.684211 # average overall mshr miss latency 4776291SN/Asystem.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency 4786291SN/Asystem.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated 4796291SN/Asystem.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions 4806291SN/Asystem.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 4816291SN/A 4826291SN/A---------- End Simulation Statistics ---------- 4836291SN/A