stats.txt revision 11390
16039SN/A 26039SN/A---------- Begin Simulation Statistics ---------- 310892Sandreas.hansson@arm.comsim_seconds 0.000022 # Number of seconds simulated 411201Sandreas.hansson@arm.comsim_ticks 22454000 # Number of ticks simulated 511201Sandreas.hansson@arm.comfinal_tick 22454000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 68428SN/Asim_freq 1000000000000 # Frequency of simulated ticks 711390Ssteve.reinhardt@amd.comhost_inst_rate 22135 # Simulator instruction rate (inst/s) 811390Ssteve.reinhardt@amd.comhost_op_rate 22134 # Simulator op (including micro ops) rate (op/s) 911390Ssteve.reinhardt@amd.comhost_tick_rate 99411388 # Simulator tick rate (ticks/s) 1011390Ssteve.reinhardt@amd.comhost_mem_usage 226732 # Number of bytes of host memory used 1111390Ssteve.reinhardt@amd.comhost_seconds 0.23 # Real time elapsed on the host 1211390Ssteve.reinhardt@amd.comsim_insts 4999 # Number of instructions simulated 1311390Ssteve.reinhardt@amd.comsim_ops 4999 # Number of ops (including micro ops) simulated 1410036SAli.Saidi@ARM.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1510036SAli.Saidi@ARM.comsystem.clk_domain.clock 1000 # Clock period in ticks 1611103Snilay@cs.wisc.edusystem.physmem.bytes_read::cpu.inst 20992 # Number of bytes read from this memory 1711390Ssteve.reinhardt@amd.comsystem.physmem.bytes_read::cpu.data 8960 # Number of bytes read from this memory 1811390Ssteve.reinhardt@amd.comsystem.physmem.bytes_read::total 29952 # Number of bytes read from this memory 1911103Snilay@cs.wisc.edusystem.physmem.bytes_inst_read::cpu.inst 20992 # Number of instructions bytes read from this memory 2011103Snilay@cs.wisc.edusystem.physmem.bytes_inst_read::total 20992 # Number of instructions bytes read from this memory 2111103Snilay@cs.wisc.edusystem.physmem.num_reads::cpu.inst 328 # Number of read requests responded to by this memory 2211390Ssteve.reinhardt@amd.comsystem.physmem.num_reads::cpu.data 140 # Number of read requests responded to by this memory 2311390Ssteve.reinhardt@amd.comsystem.physmem.num_reads::total 468 # Number of read requests responded to by this memory 2411201Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.inst 934889107 # Total read bandwidth from this memory (bytes/s) 2511390Ssteve.reinhardt@amd.comsystem.physmem.bw_read::cpu.data 399038033 # Total read bandwidth from this memory (bytes/s) 2611390Ssteve.reinhardt@amd.comsystem.physmem.bw_read::total 1333927140 # Total read bandwidth from this memory (bytes/s) 2711201Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::cpu.inst 934889107 # Instruction read bandwidth from this memory (bytes/s) 2811201Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::total 934889107 # Instruction read bandwidth from this memory (bytes/s) 2911201Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.inst 934889107 # Total bandwidth to/from this memory (bytes/s) 3011390Ssteve.reinhardt@amd.comsystem.physmem.bw_total::cpu.data 399038033 # Total bandwidth to/from this memory (bytes/s) 3111390Ssteve.reinhardt@amd.comsystem.physmem.bw_total::total 1333927140 # Total bandwidth to/from this memory (bytes/s) 3211390Ssteve.reinhardt@amd.comsystem.physmem.readReqs 468 # Number of read requests accepted 339978Sandreas.hansson@arm.comsystem.physmem.writeReqs 0 # Number of write requests accepted 3411390Ssteve.reinhardt@amd.comsystem.physmem.readBursts 468 # Number of DRAM read bursts, including those serviced by the write queue 359978Sandreas.hansson@arm.comsystem.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue 3611390Ssteve.reinhardt@amd.comsystem.physmem.bytesReadDRAM 29952 # Total number of bytes read from DRAM 379978Sandreas.hansson@arm.comsystem.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue 389978Sandreas.hansson@arm.comsystem.physmem.bytesWritten 0 # Total number of bytes written to DRAM 3911390Ssteve.reinhardt@amd.comsystem.physmem.bytesReadSys 29952 # Total read bytes from the system interface side 409978Sandreas.hansson@arm.comsystem.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side 419978Sandreas.hansson@arm.comsystem.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue 429978Sandreas.hansson@arm.comsystem.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 439978Sandreas.hansson@arm.comsystem.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 4410488Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::0 29 # Per bank write bursts 459978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::1 0 # Per bank write bursts 469978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::2 1 # Per bank write bursts 479978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::3 0 # Per bank write bursts 489978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::4 7 # Per bank write bursts 499978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::5 3 # Per bank write bursts 509978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::6 13 # Per bank write bursts 5110488Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::7 53 # Per bank write bursts 5210488Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::8 59 # Per bank write bursts 5310488Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::9 76 # Per bank write bursts 5410352Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::10 43 # Per bank write bursts 559978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::11 20 # Per bank write bursts 569978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::12 51 # Per bank write bursts 579978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::13 29 # Per bank write bursts 5811390Ssteve.reinhardt@amd.comsystem.physmem.perBankRdBursts::14 77 # Per bank write bursts 5910242Ssteve.reinhardt@amd.comsystem.physmem.perBankRdBursts::15 7 # Per bank write bursts 609978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::0 0 # Per bank write bursts 619978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::1 0 # Per bank write bursts 629978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::2 0 # Per bank write bursts 639978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::3 0 # Per bank write bursts 649978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::4 0 # Per bank write bursts 659978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::5 0 # Per bank write bursts 669978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::6 0 # Per bank write bursts 679978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::7 0 # Per bank write bursts 689978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::8 0 # Per bank write bursts 699978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::9 0 # Per bank write bursts 709978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::10 0 # Per bank write bursts 719978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::11 0 # Per bank write bursts 729978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::12 0 # Per bank write bursts 739978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::13 0 # Per bank write bursts 749978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::14 0 # Per bank write bursts 759978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::15 0 # Per bank write bursts 769978Sandreas.hansson@arm.comsystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 779978Sandreas.hansson@arm.comsystem.physmem.numWrRetry 0 # Number of times write queue was full causing retry 7811201Sandreas.hansson@arm.comsystem.physmem.totGap 22367000 # Total gap between requests 799978Sandreas.hansson@arm.comsystem.physmem.readPktSize::0 0 # Read request sizes (log2) 809978Sandreas.hansson@arm.comsystem.physmem.readPktSize::1 0 # Read request sizes (log2) 819978Sandreas.hansson@arm.comsystem.physmem.readPktSize::2 0 # Read request sizes (log2) 829978Sandreas.hansson@arm.comsystem.physmem.readPktSize::3 0 # Read request sizes (log2) 839978Sandreas.hansson@arm.comsystem.physmem.readPktSize::4 0 # Read request sizes (log2) 849978Sandreas.hansson@arm.comsystem.physmem.readPktSize::5 0 # Read request sizes (log2) 8511390Ssteve.reinhardt@amd.comsystem.physmem.readPktSize::6 468 # Read request sizes (log2) 869978Sandreas.hansson@arm.comsystem.physmem.writePktSize::0 0 # Write request sizes (log2) 879978Sandreas.hansson@arm.comsystem.physmem.writePktSize::1 0 # Write request sizes (log2) 889978Sandreas.hansson@arm.comsystem.physmem.writePktSize::2 0 # Write request sizes (log2) 899978Sandreas.hansson@arm.comsystem.physmem.writePktSize::3 0 # Write request sizes (log2) 909978Sandreas.hansson@arm.comsystem.physmem.writePktSize::4 0 # Write request sizes (log2) 919978Sandreas.hansson@arm.comsystem.physmem.writePktSize::5 0 # Write request sizes (log2) 929978Sandreas.hansson@arm.comsystem.physmem.writePktSize::6 0 # Write request sizes (log2) 9311390Ssteve.reinhardt@amd.comsystem.physmem.rdQLenPdf::0 274 # What read queue length does an incoming req see 9410726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::1 135 # What read queue length does an incoming req see 9511390Ssteve.reinhardt@amd.comsystem.physmem.rdQLenPdf::2 40 # What read queue length does an incoming req see 9611390Ssteve.reinhardt@amd.comsystem.physmem.rdQLenPdf::3 15 # What read queue length does an incoming req see 9711103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::4 4 # What read queue length does an incoming req see 989322Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see 999312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see 1009312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 1019312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 1029312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 1039312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 1049312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see 1059312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see 1069312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see 1079312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 1089312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 1099312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 1109312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 1119312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 1129312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 1139312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 1149312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 1159312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 1169312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 1179312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 1189312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 1199312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 1209312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 1219312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 1229312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 1239312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 1249312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 1259312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see 1269312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see 1279312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see 1289312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see 1299312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see 1309312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see 1319312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see 1329312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see 1339312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see 1349312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see 1359312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see 1369312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see 1379312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see 1389312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see 1399312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see 1409312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see 1419312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see 1429312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see 1439312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see 1449312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see 1459312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see 1469312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see 1479312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see 1489312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see 1499312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see 1509312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see 1519312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see 1529312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see 1539312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see 1549312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see 1559312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see 1569312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see 15710148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see 15810148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see 15910148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see 16010148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see 16110148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see 16210148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see 16310148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see 16410148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see 16510148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see 16610148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see 16710148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see 16810148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see 16910148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see 17010148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see 17110148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see 17210148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see 17310148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see 17410148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see 17510148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see 17610148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see 17710148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see 17810148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see 17910148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see 18010148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see 18110148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see 18210148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see 18310148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see 18410148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see 18510148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see 18610148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see 18710148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see 18810148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see 18911390Ssteve.reinhardt@amd.comsystem.physmem.bytesPerActivate::samples 103 # Bytes accessed per row activation 19011390Ssteve.reinhardt@amd.comsystem.physmem.bytesPerActivate::mean 264.077670 # Bytes accessed per row activation 19111390Ssteve.reinhardt@amd.comsystem.physmem.bytesPerActivate::gmean 182.760997 # Bytes accessed per row activation 19211390Ssteve.reinhardt@amd.comsystem.physmem.bytesPerActivate::stdev 252.156180 # Bytes accessed per row activation 19311390Ssteve.reinhardt@amd.comsystem.physmem.bytesPerActivate::0-127 28 27.18% 27.18% # Bytes accessed per row activation 19411390Ssteve.reinhardt@amd.comsystem.physmem.bytesPerActivate::128-255 32 31.07% 58.25% # Bytes accessed per row activation 19511390Ssteve.reinhardt@amd.comsystem.physmem.bytesPerActivate::256-383 20 19.42% 77.67% # Bytes accessed per row activation 19611390Ssteve.reinhardt@amd.comsystem.physmem.bytesPerActivate::384-511 9 8.74% 86.41% # Bytes accessed per row activation 19711390Ssteve.reinhardt@amd.comsystem.physmem.bytesPerActivate::512-639 4 3.88% 90.29% # Bytes accessed per row activation 19811390Ssteve.reinhardt@amd.comsystem.physmem.bytesPerActivate::640-767 2 1.94% 92.23% # Bytes accessed per row activation 19911390Ssteve.reinhardt@amd.comsystem.physmem.bytesPerActivate::768-895 1 0.97% 93.20% # Bytes accessed per row activation 20011390Ssteve.reinhardt@amd.comsystem.physmem.bytesPerActivate::896-1023 1 0.97% 94.17% # Bytes accessed per row activation 20111390Ssteve.reinhardt@amd.comsystem.physmem.bytesPerActivate::1024-1151 6 5.83% 100.00% # Bytes accessed per row activation 20211390Ssteve.reinhardt@amd.comsystem.physmem.bytesPerActivate::total 103 # Bytes accessed per row activation 20311390Ssteve.reinhardt@amd.comsystem.physmem.totQLat 4465750 # Total ticks spent queuing 20411390Ssteve.reinhardt@amd.comsystem.physmem.totMemAccLat 13240750 # Total ticks spent from burst creation until serviced by the DRAM 20511390Ssteve.reinhardt@amd.comsystem.physmem.totBusLat 2340000 # Total ticks spent in databus transfers 20611390Ssteve.reinhardt@amd.comsystem.physmem.avgQLat 9542.20 # Average queueing delay per DRAM burst 2079978Sandreas.hansson@arm.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 20811390Ssteve.reinhardt@amd.comsystem.physmem.avgMemAccLat 28292.20 # Average memory access latency per DRAM burst 20911390Ssteve.reinhardt@amd.comsystem.physmem.avgRdBW 1333.93 # Average DRAM read bandwidth in MiByte/s 2109978Sandreas.hansson@arm.comsystem.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s 21111390Ssteve.reinhardt@amd.comsystem.physmem.avgRdBWSys 1333.93 # Average system read bandwidth in MiByte/s 2129978Sandreas.hansson@arm.comsystem.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s 2139978Sandreas.hansson@arm.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 21411390Ssteve.reinhardt@amd.comsystem.physmem.busUtil 10.42 # Data bus utilization in percentage 21511390Ssteve.reinhardt@amd.comsystem.physmem.busUtilRead 10.42 # Data bus utilization in percentage for reads 2169978Sandreas.hansson@arm.comsystem.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes 21711390Ssteve.reinhardt@amd.comsystem.physmem.avgRdQLen 1.72 # Average read queue length when enqueuing 2189978Sandreas.hansson@arm.comsystem.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing 21911103Snilay@cs.wisc.edusystem.physmem.readRowHits 355 # Number of row buffer hits during reads 2209312Sandreas.hansson@arm.comsystem.physmem.writeRowHits 0 # Number of row buffer hits during writes 22111390Ssteve.reinhardt@amd.comsystem.physmem.readRowHitRate 75.85 # Row buffer hit rate for reads 2229312Sandreas.hansson@arm.comsystem.physmem.writeRowHitRate nan # Row buffer hit rate for writes 22311390Ssteve.reinhardt@amd.comsystem.physmem.avgGap 47792.74 # Average gap between requests 22411390Ssteve.reinhardt@amd.comsystem.physmem.pageHitRate 75.85 # Row buffer hit rate, read and write combined 22510726Sandreas.hansson@arm.comsystem.physmem_0.actEnergy 128520 # Energy for activate commands per rank (pJ) 22610726Sandreas.hansson@arm.comsystem.physmem_0.preEnergy 70125 # Energy for precharge commands per rank (pJ) 22711103Snilay@cs.wisc.edusystem.physmem_0.readEnergy 530400 # Energy for read commands per rank (pJ) 22810628Sandreas.hansson@arm.comsystem.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) 22910628Sandreas.hansson@arm.comsystem.physmem_0.refreshEnergy 1017120 # Energy for refresh commands per rank (pJ) 23011390Ssteve.reinhardt@amd.comsystem.physmem_0.actBackEnergy 9540945 # Energy for active background per rank (pJ) 23111103Snilay@cs.wisc.edusystem.physmem_0.preBackEnergy 1130250 # Energy for precharge background per rank (pJ) 23211390Ssteve.reinhardt@amd.comsystem.physmem_0.totalEnergy 12417360 # Total energy per rank (pJ) 23311390Ssteve.reinhardt@amd.comsystem.physmem_0.averagePower 784.295595 # Core power per rank (mW) 23411103Snilay@cs.wisc.edusystem.physmem_0.memoryStateTime::IDLE 1840500 # Time in different power states 23510628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::REF 520000 # Time in different power states 23610628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states 23711390Ssteve.reinhardt@amd.comsystem.physmem_0.memoryStateTime::ACT 13485750 # Time in different power states 23810628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states 23911390Ssteve.reinhardt@amd.comsystem.physmem_1.actEnergy 506520 # Energy for activate commands per rank (pJ) 24011390Ssteve.reinhardt@amd.comsystem.physmem_1.preEnergy 276375 # Energy for precharge commands per rank (pJ) 24111390Ssteve.reinhardt@amd.comsystem.physmem_1.readEnergy 2160600 # Energy for read commands per rank (pJ) 24210628Sandreas.hansson@arm.comsystem.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) 24310628Sandreas.hansson@arm.comsystem.physmem_1.refreshEnergy 1017120 # Energy for refresh commands per rank (pJ) 24411103Snilay@cs.wisc.edusystem.physmem_1.actBackEnergy 10730250 # Energy for active background per rank (pJ) 24510892Sandreas.hansson@arm.comsystem.physmem_1.preBackEnergy 87000 # Energy for precharge background per rank (pJ) 24611390Ssteve.reinhardt@amd.comsystem.physmem_1.totalEnergy 14777865 # Total energy per rank (pJ) 24711390Ssteve.reinhardt@amd.comsystem.physmem_1.averagePower 933.387968 # Core power per rank (mW) 24810892Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::IDLE 103500 # Time in different power states 24910628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::REF 520000 # Time in different power states 25010628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states 25111103Snilay@cs.wisc.edusystem.physmem_1.memoryStateTime::ACT 15222750 # Time in different power states 25210628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states 25311390Ssteve.reinhardt@amd.comsystem.cpu.branchPred.lookups 2026 # Number of BP lookups 25411390Ssteve.reinhardt@amd.comsystem.cpu.branchPred.condPredicted 1358 # Number of conditional branches predicted 25511390Ssteve.reinhardt@amd.comsystem.cpu.branchPred.condIncorrect 403 # Number of conditional branches incorrect 25611390Ssteve.reinhardt@amd.comsystem.cpu.branchPred.BTBLookups 1632 # Number of BTB lookups 25711390Ssteve.reinhardt@amd.comsystem.cpu.branchPred.BTBHits 603 # Number of BTB hits 2589481Snilay@cs.wisc.edusystem.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 25911390Ssteve.reinhardt@amd.comsystem.cpu.branchPred.BTBHitPct 36.948529 # BTB Hit Percentage 26011390Ssteve.reinhardt@amd.comsystem.cpu.branchPred.usedRAS 244 # Number of times the RAS was used to get a target. 26111390Ssteve.reinhardt@amd.comsystem.cpu.branchPred.RASInCorrect 68 # Number of incorrect RAS predictions. 26210628Sandreas.hansson@arm.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 2638428SN/Asystem.cpu.dtb.read_hits 0 # DTB read hits 2648428SN/Asystem.cpu.dtb.read_misses 0 # DTB read misses 2658428SN/Asystem.cpu.dtb.read_accesses 0 # DTB read accesses 2668428SN/Asystem.cpu.dtb.write_hits 0 # DTB write hits 2678428SN/Asystem.cpu.dtb.write_misses 0 # DTB write misses 2688428SN/Asystem.cpu.dtb.write_accesses 0 # DTB write accesses 2696039SN/Asystem.cpu.dtb.hits 0 # DTB hits 2706039SN/Asystem.cpu.dtb.misses 0 # DTB misses 2718428SN/Asystem.cpu.dtb.accesses 0 # DTB accesses 2728428SN/Asystem.cpu.itb.read_hits 0 # DTB read hits 2738428SN/Asystem.cpu.itb.read_misses 0 # DTB read misses 2748428SN/Asystem.cpu.itb.read_accesses 0 # DTB read accesses 2758428SN/Asystem.cpu.itb.write_hits 0 # DTB write hits 2768428SN/Asystem.cpu.itb.write_misses 0 # DTB write misses 2778428SN/Asystem.cpu.itb.write_accesses 0 # DTB write accesses 2788428SN/Asystem.cpu.itb.hits 0 # DTB hits 2798428SN/Asystem.cpu.itb.misses 0 # DTB misses 2808428SN/Asystem.cpu.itb.accesses 0 # DTB accesses 28110488Snilay@cs.wisc.edusystem.cpu.workload.num_syscalls 7 # Number of system calls 28211201Sandreas.hansson@arm.comsystem.cpu.numCycles 44909 # number of cpu cycles simulated 2838428SN/Asystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 2848428SN/Asystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 28511390Ssteve.reinhardt@amd.comsystem.cpu.fetch.icacheStallCycles 8846 # Number of cycles fetch is stalled on an Icache miss 28611390Ssteve.reinhardt@amd.comsystem.cpu.fetch.Insts 12312 # Number of instructions fetch has processed 28711390Ssteve.reinhardt@amd.comsystem.cpu.fetch.Branches 2026 # Number of branches that fetch encountered 28811103Snilay@cs.wisc.edusystem.cpu.fetch.predictedBranches 847 # Number of branches that fetch has predicted taken 28911390Ssteve.reinhardt@amd.comsystem.cpu.fetch.Cycles 4822 # Number of cycles fetch has run and was not squashing or blocked 29011390Ssteve.reinhardt@amd.comsystem.cpu.fetch.SquashCycles 824 # Number of cycles fetch has spent squashing 29111390Ssteve.reinhardt@amd.comsystem.cpu.fetch.PendingTrapStallCycles 205 # Number of stall cycles due to pending traps 29211390Ssteve.reinhardt@amd.comsystem.cpu.fetch.CacheLines 1982 # Number of cache lines fetched 29311390Ssteve.reinhardt@amd.comsystem.cpu.fetch.IcacheSquashes 254 # Number of outstanding Icache misses that were squashed 29411390Ssteve.reinhardt@amd.comsystem.cpu.fetch.rateDist::samples 14285 # Number of instructions fetched each cycle (Total) 29511390Ssteve.reinhardt@amd.comsystem.cpu.fetch.rateDist::mean 0.861883 # Number of instructions fetched each cycle (Total) 29611390Ssteve.reinhardt@amd.comsystem.cpu.fetch.rateDist::stdev 2.130483 # Number of instructions fetched each cycle (Total) 2976291SN/Asystem.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 29811390Ssteve.reinhardt@amd.comsystem.cpu.fetch.rateDist::0 11018 77.13% 77.13% # Number of instructions fetched each cycle (Total) 29911390Ssteve.reinhardt@amd.comsystem.cpu.fetch.rateDist::1 1489 10.42% 87.55% # Number of instructions fetched each cycle (Total) 30011390Ssteve.reinhardt@amd.comsystem.cpu.fetch.rateDist::2 118 0.83% 88.38% # Number of instructions fetched each cycle (Total) 30111390Ssteve.reinhardt@amd.comsystem.cpu.fetch.rateDist::3 170 1.19% 89.57% # Number of instructions fetched each cycle (Total) 30211390Ssteve.reinhardt@amd.comsystem.cpu.fetch.rateDist::4 281 1.97% 91.54% # Number of instructions fetched each cycle (Total) 30311390Ssteve.reinhardt@amd.comsystem.cpu.fetch.rateDist::5 100 0.70% 92.24% # Number of instructions fetched each cycle (Total) 30411390Ssteve.reinhardt@amd.comsystem.cpu.fetch.rateDist::6 134 0.94% 93.17% # Number of instructions fetched each cycle (Total) 30511390Ssteve.reinhardt@amd.comsystem.cpu.fetch.rateDist::7 151 1.06% 94.23% # Number of instructions fetched each cycle (Total) 30611390Ssteve.reinhardt@amd.comsystem.cpu.fetch.rateDist::8 824 5.77% 100.00% # Number of instructions fetched each cycle (Total) 3076291SN/Asystem.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 3086291SN/Asystem.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 3096291SN/Asystem.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 31011390Ssteve.reinhardt@amd.comsystem.cpu.fetch.rateDist::total 14285 # Number of instructions fetched each cycle (Total) 31111390Ssteve.reinhardt@amd.comsystem.cpu.fetch.branchRate 0.045113 # Number of branch fetches per cycle 31211390Ssteve.reinhardt@amd.comsystem.cpu.fetch.rate 0.274154 # Number of inst fetches per cycle 31311390Ssteve.reinhardt@amd.comsystem.cpu.decode.IdleCycles 8398 # Number of cycles decode is idle 31411390Ssteve.reinhardt@amd.comsystem.cpu.decode.BlockedCycles 2675 # Number of cycles decode is blocked 31511390Ssteve.reinhardt@amd.comsystem.cpu.decode.RunCycles 2714 # Number of cycles decode is running 31611103Snilay@cs.wisc.edusystem.cpu.decode.UnblockCycles 126 # Number of cycles decode is unblocking 31711390Ssteve.reinhardt@amd.comsystem.cpu.decode.SquashCycles 372 # Number of cycles decode is squashing 31811390Ssteve.reinhardt@amd.comsystem.cpu.decode.BranchResolved 164 # Number of times decode resolved a branch 31911390Ssteve.reinhardt@amd.comsystem.cpu.decode.BranchMispred 40 # Number of times decode detected a branch misprediction 32011390Ssteve.reinhardt@amd.comsystem.cpu.decode.DecodedInsts 11356 # Number of instructions handled by decode 32111103Snilay@cs.wisc.edusystem.cpu.decode.SquashedInsts 162 # Number of squashed instructions handled by decode 32211390Ssteve.reinhardt@amd.comsystem.cpu.rename.SquashCycles 372 # Number of cycles rename is squashing 32311390Ssteve.reinhardt@amd.comsystem.cpu.rename.IdleCycles 8537 # Number of cycles rename is idle 32411390Ssteve.reinhardt@amd.comsystem.cpu.rename.BlockCycles 540 # Number of cycles rename is blocking 32510892Sandreas.hansson@arm.comsystem.cpu.rename.serializeStallCycles 996 # count of cycles rename stalled for serializing inst 32611390Ssteve.reinhardt@amd.comsystem.cpu.rename.RunCycles 2681 # Number of cycles rename is running 32711103Snilay@cs.wisc.edusystem.cpu.rename.UnblockCycles 1159 # Number of cycles rename is unblocking 32811390Ssteve.reinhardt@amd.comsystem.cpu.rename.RenamedInsts 10925 # Number of instructions processed by rename 32910352Sandreas.hansson@arm.comsystem.cpu.rename.ROBFullEvents 4 # Number of times rename has blocked due to ROB full 33011103Snilay@cs.wisc.edusystem.cpu.rename.IQFullEvents 4 # Number of times rename has blocked due to IQ full 33111103Snilay@cs.wisc.edusystem.cpu.rename.LQFullEvents 179 # Number of times rename has blocked due to LQ full 33210892Sandreas.hansson@arm.comsystem.cpu.rename.SQFullEvents 954 # Number of times rename has blocked due to SQ full 33311390Ssteve.reinhardt@amd.comsystem.cpu.rename.RenamedOperands 6515 # Number of destination operands rename has renamed 33411103Snilay@cs.wisc.edusystem.cpu.rename.RenameLookups 12905 # Number of register rename lookups that rename has made 33511390Ssteve.reinhardt@amd.comsystem.cpu.rename.int_rename_lookups 12681 # Number of integer rename lookups 3369924Ssteve.reinhardt@amd.comsystem.cpu.rename.fp_rename_lookups 3 # Number of floating rename lookups 33711390Ssteve.reinhardt@amd.comsystem.cpu.rename.CommittedMaps 3292 # Number of HB maps that are committed 33811390Ssteve.reinhardt@amd.comsystem.cpu.rename.UndoneMaps 3223 # Number of HB maps that are undone due to squashing 33910892Sandreas.hansson@arm.comsystem.cpu.rename.serializingInsts 14 # count of serializing insts renamed 34010892Sandreas.hansson@arm.comsystem.cpu.rename.tempSerializingInsts 10 # count of temporary serializing insts renamed 34111103Snilay@cs.wisc.edusystem.cpu.rename.skidInsts 314 # count of insts added to the skid buffer 34211390Ssteve.reinhardt@amd.comsystem.cpu.memDep0.insertedLoads 2297 # Number of loads inserted to the mem dependence unit. 34311103Snilay@cs.wisc.edusystem.cpu.memDep0.insertedStores 1159 # Number of stores inserted to the mem dependence unit. 3448428SN/Asystem.cpu.memDep0.conflictingLoads 1 # Number of conflicting loads. 34510488Snilay@cs.wisc.edusystem.cpu.memDep0.conflictingStores 2 # Number of conflicting stores. 34611390Ssteve.reinhardt@amd.comsystem.cpu.iq.iqInstsAdded 8637 # Number of instructions added to the IQ (excludes non-spec) 34710488Snilay@cs.wisc.edusystem.cpu.iq.iqNonSpecInstsAdded 11 # Number of non-speculative instructions added to the IQ 34811390Ssteve.reinhardt@amd.comsystem.cpu.iq.iqInstsIssued 7943 # Number of instructions issued 34911103Snilay@cs.wisc.edusystem.cpu.iq.iqSquashedInstsIssued 20 # Number of squashed instructions issued 35011390Ssteve.reinhardt@amd.comsystem.cpu.iq.iqSquashedInstsExamined 3648 # Number of squashed instructions iterated over during squash; mainly for profiling 35111390Ssteve.reinhardt@amd.comsystem.cpu.iq.iqSquashedOperandsExamined 1606 # Number of squashed operands that are examined and possibly removed from graph 3529729Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedNonSpecRemoved 2 # Number of squashed non-spec instructions that were removed 35311390Ssteve.reinhardt@amd.comsystem.cpu.iq.issued_per_cycle::samples 14285 # Number of insts issued each cycle 35411390Ssteve.reinhardt@amd.comsystem.cpu.iq.issued_per_cycle::mean 0.556038 # Number of insts issued each cycle 35511390Ssteve.reinhardt@amd.comsystem.cpu.iq.issued_per_cycle::stdev 1.275658 # Number of insts issued each cycle 3568428SN/Asystem.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 35711390Ssteve.reinhardt@amd.comsystem.cpu.iq.issued_per_cycle::0 10995 76.97% 76.97% # Number of insts issued each cycle 35811390Ssteve.reinhardt@amd.comsystem.cpu.iq.issued_per_cycle::1 1332 9.32% 86.29% # Number of insts issued each cycle 35911390Ssteve.reinhardt@amd.comsystem.cpu.iq.issued_per_cycle::2 734 5.14% 91.43% # Number of insts issued each cycle 36011390Ssteve.reinhardt@amd.comsystem.cpu.iq.issued_per_cycle::3 438 3.07% 94.50% # Number of insts issued each cycle 36111390Ssteve.reinhardt@amd.comsystem.cpu.iq.issued_per_cycle::4 349 2.44% 96.94% # Number of insts issued each cycle 36211103Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::5 277 1.94% 98.88% # Number of insts issued each cycle 36311103Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::6 91 0.64% 99.52% # Number of insts issued each cycle 36411103Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::7 50 0.35% 99.87% # Number of insts issued each cycle 36511103Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::8 19 0.13% 100.00% # Number of insts issued each cycle 3668428SN/Asystem.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 3678428SN/Asystem.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 3688428SN/Asystem.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 36911390Ssteve.reinhardt@amd.comsystem.cpu.iq.issued_per_cycle::total 14285 # Number of insts issued each cycle 3708428SN/Asystem.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 37111103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::IntAlu 6 3.41% 3.41% # attempts to use FU when none available 37211103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::IntMult 0 0.00% 3.41% # attempts to use FU when none available 37311103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::IntDiv 0 0.00% 3.41% # attempts to use FU when none available 37411103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::FloatAdd 0 0.00% 3.41% # attempts to use FU when none available 37511103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::FloatCmp 0 0.00% 3.41% # attempts to use FU when none available 37611103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::FloatCvt 0 0.00% 3.41% # attempts to use FU when none available 37711103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::FloatMult 0 0.00% 3.41% # attempts to use FU when none available 37811103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::FloatDiv 0 0.00% 3.41% # attempts to use FU when none available 37911103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.41% # attempts to use FU when none available 38011103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdAdd 0 0.00% 3.41% # attempts to use FU when none available 38111103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.41% # attempts to use FU when none available 38211103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdAlu 0 0.00% 3.41% # attempts to use FU when none available 38311103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdCmp 0 0.00% 3.41% # attempts to use FU when none available 38411103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdCvt 0 0.00% 3.41% # attempts to use FU when none available 38511103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdMisc 0 0.00% 3.41% # attempts to use FU when none available 38611103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdMult 0 0.00% 3.41% # attempts to use FU when none available 38711103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.41% # attempts to use FU when none available 38811103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdShift 0 0.00% 3.41% # attempts to use FU when none available 38911103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.41% # attempts to use FU when none available 39011103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.41% # attempts to use FU when none available 39111103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.41% # attempts to use FU when none available 39211103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.41% # attempts to use FU when none available 39311103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.41% # attempts to use FU when none available 39411103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.41% # attempts to use FU when none available 39511103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.41% # attempts to use FU when none available 39611103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.41% # attempts to use FU when none available 39711103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.41% # attempts to use FU when none available 39811103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.41% # attempts to use FU when none available 39911103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.41% # attempts to use FU when none available 40011103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::MemRead 112 63.64% 67.05% # attempts to use FU when none available 40111103Snilay@cs.wisc.edusystem.cpu.iq.fu_full::MemWrite 58 32.95% 100.00% # attempts to use FU when none available 4028428SN/Asystem.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 4038428SN/Asystem.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 4048241SN/Asystem.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued 40511390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::IntAlu 4723 59.46% 59.46% # Type of FU issued 40611103Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::IntMult 4 0.05% 59.51% # Type of FU issued 40711103Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::IntDiv 1 0.01% 59.52% # Type of FU issued 40811390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::FloatAdd 2 0.03% 59.55% # Type of FU issued 40911390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::FloatCmp 0 0.00% 59.55% # Type of FU issued 41011390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::FloatCvt 0 0.00% 59.55% # Type of FU issued 41111390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::FloatMult 0 0.00% 59.55% # Type of FU issued 41211390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.55% # Type of FU issued 41311390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.55% # Type of FU issued 41411390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.55% # Type of FU issued 41511390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.55% # Type of FU issued 41611390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.55% # Type of FU issued 41711390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.55% # Type of FU issued 41811390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.55% # Type of FU issued 41911390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.55% # Type of FU issued 42011390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.55% # Type of FU issued 42111390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.55% # Type of FU issued 42211390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.55% # Type of FU issued 42311390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.55% # Type of FU issued 42411390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.55% # Type of FU issued 42511390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.55% # Type of FU issued 42611390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.55% # Type of FU issued 42711390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.55% # Type of FU issued 42811390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.55% # Type of FU issued 42911390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.55% # Type of FU issued 43011390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.55% # Type of FU issued 43111390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.55% # Type of FU issued 43211390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.55% # Type of FU issued 43311390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.55% # Type of FU issued 43411390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::MemRead 2145 27.00% 86.55% # Type of FU issued 43511390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::MemWrite 1068 13.45% 100.00% # Type of FU issued 4368241SN/Asystem.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 4378241SN/Asystem.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 43811390Ssteve.reinhardt@amd.comsystem.cpu.iq.FU_type_0::total 7943 # Type of FU issued 43911390Ssteve.reinhardt@amd.comsystem.cpu.iq.rate 0.176869 # Inst issue rate 44011103Snilay@cs.wisc.edusystem.cpu.iq.fu_busy_cnt 176 # FU busy when requested 44111390Ssteve.reinhardt@amd.comsystem.cpu.iq.fu_busy_rate 0.022158 # FU busy rate (busy events/executed inst) 44211390Ssteve.reinhardt@amd.comsystem.cpu.iq.int_inst_queue_reads 30363 # Number of integer instruction queue reads 44311390Ssteve.reinhardt@amd.comsystem.cpu.iq.int_inst_queue_writes 12303 # Number of integer instruction queue writes 44411390Ssteve.reinhardt@amd.comsystem.cpu.iq.int_inst_queue_wakeup_accesses 7281 # Number of integer instruction queue wakeup accesses 4458428SN/Asystem.cpu.iq.fp_inst_queue_reads 4 # Number of floating instruction queue reads 4468428SN/Asystem.cpu.iq.fp_inst_queue_writes 2 # Number of floating instruction queue writes 4478428SN/Asystem.cpu.iq.fp_inst_queue_wakeup_accesses 2 # Number of floating instruction queue wakeup accesses 44811390Ssteve.reinhardt@amd.comsystem.cpu.iq.int_alu_accesses 8117 # Number of integer alu accesses 4498428SN/Asystem.cpu.iq.fp_alu_accesses 2 # Number of floating point alu accesses 45011103Snilay@cs.wisc.edusystem.cpu.iew.lsq.thread0.forwLoads 89 # Number of loads that had data forwarded from stores 4518428SN/Asystem.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 45211390Ssteve.reinhardt@amd.comsystem.cpu.iew.lsq.thread0.squashedLoads 1162 # Number of loads squashed 45311103Snilay@cs.wisc.edusystem.cpu.iew.lsq.thread0.ignoredResponses 8 # Number of memory responses ignored because the instruction is squashed 45410242Ssteve.reinhardt@amd.comsystem.cpu.iew.lsq.thread0.memOrderViolation 10 # Number of memory ordering violations 45511103Snilay@cs.wisc.edusystem.cpu.iew.lsq.thread0.squashedStores 258 # Number of stores squashed 4568428SN/Asystem.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 4578428SN/Asystem.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 4588428SN/Asystem.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled 45911103Snilay@cs.wisc.edusystem.cpu.iew.lsq.thread0.cacheBlocked 22 # Number of times an access to memory failed due to the cache being blocked 4608428SN/Asystem.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 46111390Ssteve.reinhardt@amd.comsystem.cpu.iew.iewSquashCycles 372 # Number of cycles IEW is squashing 46211390Ssteve.reinhardt@amd.comsystem.cpu.iew.iewBlockCycles 422 # Number of cycles IEW is blocking 46311103Snilay@cs.wisc.edusystem.cpu.iew.iewUnblockCycles 88 # Number of cycles IEW is unblocking 46411390Ssteve.reinhardt@amd.comsystem.cpu.iew.iewDispatchedInsts 10138 # Number of instructions dispatched to IQ 46511390Ssteve.reinhardt@amd.comsystem.cpu.iew.iewDispSquashedInsts 138 # Number of squashed instructions skipped by dispatch 46611390Ssteve.reinhardt@amd.comsystem.cpu.iew.iewDispLoadInsts 2297 # Number of dispatched load instructions 46711103Snilay@cs.wisc.edusystem.cpu.iew.iewDispStoreInsts 1159 # Number of dispatched store instructions 46810488Snilay@cs.wisc.edusystem.cpu.iew.iewDispNonSpecInsts 11 # Number of dispatched non-speculative instructions 46910352Sandreas.hansson@arm.comsystem.cpu.iew.iewIQFullEvents 0 # Number of times the IQ has become full, causing a stall 47011103Snilay@cs.wisc.edusystem.cpu.iew.iewLSQFullEvents 89 # Number of times the LSQ has become full, causing a stall 47110242Ssteve.reinhardt@amd.comsystem.cpu.iew.memOrderViolationEvents 10 # Number of memory order violations 47211390Ssteve.reinhardt@amd.comsystem.cpu.iew.predictedTakenIncorrect 100 # Number of branches that were predicted taken incorrectly 47311390Ssteve.reinhardt@amd.comsystem.cpu.iew.predictedNotTakenIncorrect 319 # Number of branches that were predicted not taken incorrectly 47411103Snilay@cs.wisc.edusystem.cpu.iew.branchMispredicts 419 # Number of branch mispredicts detected at execute 47511390Ssteve.reinhardt@amd.comsystem.cpu.iew.iewExecutedInsts 7674 # Number of executed instructions 47611390Ssteve.reinhardt@amd.comsystem.cpu.iew.iewExecLoadInsts 2046 # Number of load instructions executed 47711390Ssteve.reinhardt@amd.comsystem.cpu.iew.iewExecSquashedInsts 269 # Number of squashed instructions skipped in execute 4788428SN/Asystem.cpu.iew.exec_swp 0 # number of swp insts executed 47911390Ssteve.reinhardt@amd.comsystem.cpu.iew.exec_nop 1490 # number of nop insts executed 48011390Ssteve.reinhardt@amd.comsystem.cpu.iew.exec_refs 3099 # number of memory reference insts executed 48111390Ssteve.reinhardt@amd.comsystem.cpu.iew.exec_branches 1356 # Number of branches executed 48210892Sandreas.hansson@arm.comsystem.cpu.iew.exec_stores 1053 # Number of stores executed 48311390Ssteve.reinhardt@amd.comsystem.cpu.iew.exec_rate 0.170879 # Inst execution rate 48411390Ssteve.reinhardt@amd.comsystem.cpu.iew.wb_sent 7358 # cumulative count of insts sent to commit 48511390Ssteve.reinhardt@amd.comsystem.cpu.iew.wb_count 7283 # cumulative count of insts written-back 48611390Ssteve.reinhardt@amd.comsystem.cpu.iew.wb_producers 2837 # num instructions producing a value 48711390Ssteve.reinhardt@amd.comsystem.cpu.iew.wb_consumers 4202 # num instructions consuming a value 48811390Ssteve.reinhardt@amd.comsystem.cpu.iew.wb_rate 0.162172 # insts written-back per cycle 48911390Ssteve.reinhardt@amd.comsystem.cpu.iew.wb_fanout 0.675155 # average fanout of values written-back 49011390Ssteve.reinhardt@amd.comsystem.cpu.commit.commitSquashedInsts 4500 # The number of squashed insts skipped by commit 49110488Snilay@cs.wisc.edusystem.cpu.commit.commitNonSpecStalls 9 # The number of times commit has been forced to stall to communicate backwards 49211390Ssteve.reinhardt@amd.comsystem.cpu.commit.branchMispredicts 363 # The number of times a branch was mispredicted 49311390Ssteve.reinhardt@amd.comsystem.cpu.commit.committed_per_cycle::samples 13494 # Number of insts commited each cycle 49411390Ssteve.reinhardt@amd.comsystem.cpu.commit.committed_per_cycle::mean 0.417964 # Number of insts commited each cycle 49511390Ssteve.reinhardt@amd.comsystem.cpu.commit.committed_per_cycle::stdev 1.246672 # Number of insts commited each cycle 4968428SN/Asystem.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 49711390Ssteve.reinhardt@amd.comsystem.cpu.commit.committed_per_cycle::0 11340 84.04% 84.04% # Number of insts commited each cycle 49811390Ssteve.reinhardt@amd.comsystem.cpu.commit.committed_per_cycle::1 862 6.39% 90.43% # Number of insts commited each cycle 49911390Ssteve.reinhardt@amd.comsystem.cpu.commit.committed_per_cycle::2 508 3.76% 94.19% # Number of insts commited each cycle 50011390Ssteve.reinhardt@amd.comsystem.cpu.commit.committed_per_cycle::3 248 1.84% 96.03% # Number of insts commited each cycle 50111390Ssteve.reinhardt@amd.comsystem.cpu.commit.committed_per_cycle::4 152 1.13% 97.15% # Number of insts commited each cycle 50211390Ssteve.reinhardt@amd.comsystem.cpu.commit.committed_per_cycle::5 167 1.24% 98.39% # Number of insts commited each cycle 50311390Ssteve.reinhardt@amd.comsystem.cpu.commit.committed_per_cycle::6 61 0.45% 98.84% # Number of insts commited each cycle 50411390Ssteve.reinhardt@amd.comsystem.cpu.commit.committed_per_cycle::7 39 0.29% 99.13% # Number of insts commited each cycle 50511390Ssteve.reinhardt@amd.comsystem.cpu.commit.committed_per_cycle::8 117 0.87% 100.00% # Number of insts commited each cycle 5068428SN/Asystem.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 5078428SN/Asystem.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 5088428SN/Asystem.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 50911390Ssteve.reinhardt@amd.comsystem.cpu.commit.committed_per_cycle::total 13494 # Number of insts commited each cycle 51011390Ssteve.reinhardt@amd.comsystem.cpu.commit.committedInsts 5640 # Number of instructions committed 51111390Ssteve.reinhardt@amd.comsystem.cpu.commit.committedOps 5640 # Number of ops (including micro ops) committed 5128428SN/Asystem.cpu.commit.swp_count 0 # Number of s/w prefetches committed 51311390Ssteve.reinhardt@amd.comsystem.cpu.commit.refs 2036 # Number of memory references committed 51411390Ssteve.reinhardt@amd.comsystem.cpu.commit.loads 1135 # Number of loads committed 5158428SN/Asystem.cpu.commit.membars 0 # Number of memory barriers committed 51611390Ssteve.reinhardt@amd.comsystem.cpu.commit.branches 886 # Number of branches committed 5178428SN/Asystem.cpu.commit.fp_insts 2 # Number of committed floating point instructions. 51811390Ssteve.reinhardt@amd.comsystem.cpu.commit.int_insts 4955 # Number of committed integer instructions. 51910488Snilay@cs.wisc.edusystem.cpu.commit.function_calls 85 # Number of function calls committed. 52011390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::No_OpClass 641 11.37% 11.37% # Class of committed instruction 52111390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::IntAlu 2959 52.46% 63.83% # Class of committed instruction 52211390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::IntMult 2 0.04% 63.87% # Class of committed instruction 52311390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::IntDiv 0 0.00% 63.87% # Class of committed instruction 52411390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::FloatAdd 2 0.04% 63.90% # Class of committed instruction 52511390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::FloatCmp 0 0.00% 63.90% # Class of committed instruction 52611390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::FloatCvt 0 0.00% 63.90% # Class of committed instruction 52711390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::FloatMult 0 0.00% 63.90% # Class of committed instruction 52811390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::FloatDiv 0 0.00% 63.90% # Class of committed instruction 52911390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::FloatSqrt 0 0.00% 63.90% # Class of committed instruction 53011390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::SimdAdd 0 0.00% 63.90% # Class of committed instruction 53111390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 63.90% # Class of committed instruction 53211390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::SimdAlu 0 0.00% 63.90% # Class of committed instruction 53311390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::SimdCmp 0 0.00% 63.90% # Class of committed instruction 53411390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::SimdCvt 0 0.00% 63.90% # Class of committed instruction 53511390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::SimdMisc 0 0.00% 63.90% # Class of committed instruction 53611390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::SimdMult 0 0.00% 63.90% # Class of committed instruction 53711390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 63.90% # Class of committed instruction 53811390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::SimdShift 0 0.00% 63.90% # Class of committed instruction 53911390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 63.90% # Class of committed instruction 54011390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::SimdSqrt 0 0.00% 63.90% # Class of committed instruction 54111390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 63.90% # Class of committed instruction 54211390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 63.90% # Class of committed instruction 54311390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 63.90% # Class of committed instruction 54411390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 63.90% # Class of committed instruction 54511390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 63.90% # Class of committed instruction 54611390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 63.90% # Class of committed instruction 54711390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 63.90% # Class of committed instruction 54811390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 63.90% # Class of committed instruction 54911390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 63.90% # Class of committed instruction 55011390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::MemRead 1135 20.12% 84.02% # Class of committed instruction 55111390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::MemWrite 901 15.98% 100.00% # Class of committed instruction 55210220Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 55310220Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 55411390Ssteve.reinhardt@amd.comsystem.cpu.commit.op_class_0::total 5640 # Class of committed instruction 55511390Ssteve.reinhardt@amd.comsystem.cpu.commit.bw_lim_events 117 # number cycles where commit BW limit reached 55611390Ssteve.reinhardt@amd.comsystem.cpu.rob.rob_reads 23504 # The number of ROB reads 55711390Ssteve.reinhardt@amd.comsystem.cpu.rob.rob_writes 21078 # The number of ROB writes 55811103Snilay@cs.wisc.edusystem.cpu.timesIdled 265 # Number of times that the entire CPU went into an idle state and unscheduled itself 55911390Ssteve.reinhardt@amd.comsystem.cpu.idleCycles 30624 # Total number of cycles that the CPU has spent unscheduled due to idling 56011390Ssteve.reinhardt@amd.comsystem.cpu.committedInsts 4999 # Number of Instructions Simulated 56111390Ssteve.reinhardt@amd.comsystem.cpu.committedOps 4999 # Number of Ops (including micro ops) Simulated 56211390Ssteve.reinhardt@amd.comsystem.cpu.cpi 8.983597 # CPI: Cycles Per Instruction 56311390Ssteve.reinhardt@amd.comsystem.cpu.cpi_total 8.983597 # CPI: Total CPI of All Threads 56411390Ssteve.reinhardt@amd.comsystem.cpu.ipc 0.111314 # IPC: Instructions Per Cycle 56511390Ssteve.reinhardt@amd.comsystem.cpu.ipc_total 0.111314 # IPC: Total IPC of All Threads 56611390Ssteve.reinhardt@amd.comsystem.cpu.int_regfile_reads 10422 # number of integer regfile reads 56711390Ssteve.reinhardt@amd.comsystem.cpu.int_regfile_writes 5065 # number of integer regfile writes 5688428SN/Asystem.cpu.fp_regfile_reads 3 # number of floating regfile reads 5698428SN/Asystem.cpu.fp_regfile_writes 1 # number of floating regfile writes 57011390Ssteve.reinhardt@amd.comsystem.cpu.misc_regfile_reads 160 # number of misc regfile reads 57110628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.replacements 0 # number of replacements 57211390Ssteve.reinhardt@amd.comsystem.cpu.dcache.tags.tagsinuse 90.103369 # Cycle average of tags in use 57311390Ssteve.reinhardt@amd.comsystem.cpu.dcache.tags.total_refs 2304 # Total number of references to valid blocks. 57411390Ssteve.reinhardt@amd.comsystem.cpu.dcache.tags.sampled_refs 140 # Sample count of references to valid blocks. 57511390Ssteve.reinhardt@amd.comsystem.cpu.dcache.tags.avg_refs 16.457143 # Average number of references to valid blocks. 57610628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 57711390Ssteve.reinhardt@amd.comsystem.cpu.dcache.tags.occ_blocks::cpu.data 90.103369 # Average occupied blocks per requestor 57811390Ssteve.reinhardt@amd.comsystem.cpu.dcache.tags.occ_percent::cpu.data 0.021998 # Average percentage of cache occupancy 57911390Ssteve.reinhardt@amd.comsystem.cpu.dcache.tags.occ_percent::total 0.021998 # Average percentage of cache occupancy 58011390Ssteve.reinhardt@amd.comsystem.cpu.dcache.tags.occ_task_id_blocks::1024 140 # Occupied blocks per task id 58111103Snilay@cs.wisc.edusystem.cpu.dcache.tags.age_task_id_blocks_1024::0 36 # Occupied blocks per task id 58211390Ssteve.reinhardt@amd.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::1 104 # Occupied blocks per task id 58311390Ssteve.reinhardt@amd.comsystem.cpu.dcache.tags.occ_task_id_percent::1024 0.034180 # Percentage of cache occupancy per task id 58411390Ssteve.reinhardt@amd.comsystem.cpu.dcache.tags.tag_accesses 5766 # Number of tag accesses 58511390Ssteve.reinhardt@amd.comsystem.cpu.dcache.tags.data_accesses 5766 # Number of data accesses 58611390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_hits::cpu.data 1748 # number of ReadReq hits 58711390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_hits::total 1748 # number of ReadReq hits 58810726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_hits::cpu.data 556 # number of WriteReq hits 58910726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_hits::total 556 # number of WriteReq hits 59011390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_hits::cpu.data 2304 # number of demand (read+write) hits 59111390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_hits::total 2304 # number of demand (read+write) hits 59211390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_hits::cpu.data 2304 # number of overall hits 59311390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_hits::total 2304 # number of overall hits 59411390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_misses::cpu.data 164 # number of ReadReq misses 59511390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_misses::total 164 # number of ReadReq misses 59610726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_misses::cpu.data 345 # number of WriteReq misses 59710726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_misses::total 345 # number of WriteReq misses 59811390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_misses::cpu.data 509 # number of demand (read+write) misses 59911390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_misses::total 509 # number of demand (read+write) misses 60011390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_misses::cpu.data 509 # number of overall misses 60111390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_misses::total 509 # number of overall misses 60211390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_miss_latency::cpu.data 11628500 # number of ReadReq miss cycles 60311390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_miss_latency::total 11628500 # number of ReadReq miss cycles 60411103Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_miss_latency::cpu.data 24014999 # number of WriteReq miss cycles 60511103Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_miss_latency::total 24014999 # number of WriteReq miss cycles 60611390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_miss_latency::cpu.data 35643499 # number of demand (read+write) miss cycles 60711390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_miss_latency::total 35643499 # number of demand (read+write) miss cycles 60811390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_miss_latency::cpu.data 35643499 # number of overall miss cycles 60911390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_miss_latency::total 35643499 # number of overall miss cycles 61011390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_accesses::cpu.data 1912 # number of ReadReq accesses(hits+misses) 61111390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_accesses::total 1912 # number of ReadReq accesses(hits+misses) 61210628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_accesses::cpu.data 901 # number of WriteReq accesses(hits+misses) 61310628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_accesses::total 901 # number of WriteReq accesses(hits+misses) 61411390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_accesses::cpu.data 2813 # number of demand (read+write) accesses 61511390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_accesses::total 2813 # number of demand (read+write) accesses 61611390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_accesses::cpu.data 2813 # number of overall (read+write) accesses 61711390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_accesses::total 2813 # number of overall (read+write) accesses 61811390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.085774 # miss rate for ReadReq accesses 61911390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_miss_rate::total 0.085774 # miss rate for ReadReq accesses 62010726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.382908 # miss rate for WriteReq accesses 62110726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_rate::total 0.382908 # miss rate for WriteReq accesses 62211390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_miss_rate::cpu.data 0.180946 # miss rate for demand accesses 62311390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_miss_rate::total 0.180946 # miss rate for demand accesses 62411390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_miss_rate::cpu.data 0.180946 # miss rate for overall accesses 62511390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_miss_rate::total 0.180946 # miss rate for overall accesses 62611390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70905.487805 # average ReadReq miss latency 62711390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_avg_miss_latency::total 70905.487805 # average ReadReq miss latency 62811103Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69608.692754 # average WriteReq miss latency 62911103Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_avg_miss_latency::total 69608.692754 # average WriteReq miss latency 63011390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_avg_miss_latency::cpu.data 70026.520629 # average overall miss latency 63111390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_avg_miss_latency::total 70026.520629 # average overall miss latency 63211390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_avg_miss_latency::cpu.data 70026.520629 # average overall miss latency 63311390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_avg_miss_latency::total 70026.520629 # average overall miss latency 63411103Snilay@cs.wisc.edusystem.cpu.dcache.blocked_cycles::no_mshrs 587 # number of cycles access was blocked 63510628Sandreas.hansson@arm.comsystem.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 63611103Snilay@cs.wisc.edusystem.cpu.dcache.blocked::no_mshrs 10 # number of cycles access was blocked 63710628Sandreas.hansson@arm.comsystem.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 63811103Snilay@cs.wisc.edusystem.cpu.dcache.avg_blocked_cycles::no_mshrs 58.700000 # average number of cycles each access was blocked 63910628Sandreas.hansson@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 64010628Sandreas.hansson@arm.comsystem.cpu.dcache.fast_writes 0 # number of fast writes performed 64110628Sandreas.hansson@arm.comsystem.cpu.dcache.cache_copies 0 # number of cache copies performed 64211103Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_hits::cpu.data 74 # number of ReadReq MSHR hits 64311103Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_hits::total 74 # number of ReadReq MSHR hits 64410726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::cpu.data 295 # number of WriteReq MSHR hits 64510726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::total 295 # number of WriteReq MSHR hits 64611103Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_hits::cpu.data 369 # number of demand (read+write) MSHR hits 64711103Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_hits::total 369 # number of demand (read+write) MSHR hits 64811103Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_hits::cpu.data 369 # number of overall MSHR hits 64911103Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_hits::total 369 # number of overall MSHR hits 65011390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 90 # number of ReadReq MSHR misses 65111390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_mshr_misses::total 90 # number of ReadReq MSHR misses 65210628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 50 # number of WriteReq MSHR misses 65310628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::total 50 # number of WriteReq MSHR misses 65411390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_mshr_misses::cpu.data 140 # number of demand (read+write) MSHR misses 65511390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_mshr_misses::total 140 # number of demand (read+write) MSHR misses 65611390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_mshr_misses::cpu.data 140 # number of overall MSHR misses 65711390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_mshr_misses::total 140 # number of overall MSHR misses 65811390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7490000 # number of ReadReq MSHR miss cycles 65911390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::total 7490000 # number of ReadReq MSHR miss cycles 66011103Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4083499 # number of WriteReq MSHR miss cycles 66111103Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_miss_latency::total 4083499 # number of WriteReq MSHR miss cycles 66211390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 11573499 # number of demand (read+write) MSHR miss cycles 66311390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_mshr_miss_latency::total 11573499 # number of demand (read+write) MSHR miss cycles 66411390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 11573499 # number of overall MSHR miss cycles 66511390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_mshr_miss_latency::total 11573499 # number of overall MSHR miss cycles 66611390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.047071 # mshr miss rate for ReadReq accesses 66711390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::total 0.047071 # mshr miss rate for ReadReq accesses 66810628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.055494 # mshr miss rate for WriteReq accesses 66910628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::total 0.055494 # mshr miss rate for WriteReq accesses 67011390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.049769 # mshr miss rate for demand accesses 67111390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_mshr_miss_rate::total 0.049769 # mshr miss rate for demand accesses 67211390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.049769 # mshr miss rate for overall accesses 67311390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_mshr_miss_rate::total 0.049769 # mshr miss rate for overall accesses 67411390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 83222.222222 # average ReadReq mshr miss latency 67511390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83222.222222 # average ReadReq mshr miss latency 67611103Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 81669.980000 # average WriteReq mshr miss latency 67711103Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81669.980000 # average WriteReq mshr miss latency 67811390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 82667.850000 # average overall mshr miss latency 67911390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::total 82667.850000 # average overall mshr miss latency 68011390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 82667.850000 # average overall mshr miss latency 68111390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::total 82667.850000 # average overall mshr miss latency 68210628Sandreas.hansson@arm.comsystem.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 6839838Sandreas.hansson@arm.comsystem.cpu.icache.tags.replacements 17 # number of replacements 68411390Ssteve.reinhardt@amd.comsystem.cpu.icache.tags.tagsinuse 156.353975 # Cycle average of tags in use 68511390Ssteve.reinhardt@amd.comsystem.cpu.icache.tags.total_refs 1550 # Total number of references to valid blocks. 68611103Snilay@cs.wisc.edusystem.cpu.icache.tags.sampled_refs 331 # Sample count of references to valid blocks. 68711390Ssteve.reinhardt@amd.comsystem.cpu.icache.tags.avg_refs 4.682779 # Average number of references to valid blocks. 6889838Sandreas.hansson@arm.comsystem.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 68911390Ssteve.reinhardt@amd.comsystem.cpu.icache.tags.occ_blocks::cpu.inst 156.353975 # Average occupied blocks per requestor 69011390Ssteve.reinhardt@amd.comsystem.cpu.icache.tags.occ_percent::cpu.inst 0.076345 # Average percentage of cache occupancy 69111390Ssteve.reinhardt@amd.comsystem.cpu.icache.tags.occ_percent::total 0.076345 # Average percentage of cache occupancy 69211103Snilay@cs.wisc.edusystem.cpu.icache.tags.occ_task_id_blocks::1024 314 # Occupied blocks per task id 69311103Snilay@cs.wisc.edusystem.cpu.icache.tags.age_task_id_blocks_1024::0 146 # Occupied blocks per task id 69411103Snilay@cs.wisc.edusystem.cpu.icache.tags.age_task_id_blocks_1024::1 168 # Occupied blocks per task id 69511103Snilay@cs.wisc.edusystem.cpu.icache.tags.occ_task_id_percent::1024 0.153320 # Percentage of cache occupancy per task id 69611390Ssteve.reinhardt@amd.comsystem.cpu.icache.tags.tag_accesses 4295 # Number of tag accesses 69711390Ssteve.reinhardt@amd.comsystem.cpu.icache.tags.data_accesses 4295 # Number of data accesses 69811390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_hits::cpu.inst 1550 # number of ReadReq hits 69911390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_hits::total 1550 # number of ReadReq hits 70011390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_hits::cpu.inst 1550 # number of demand (read+write) hits 70111390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_hits::total 1550 # number of demand (read+write) hits 70211390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_hits::cpu.inst 1550 # number of overall hits 70311390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_hits::total 1550 # number of overall hits 70411103Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_misses::cpu.inst 432 # number of ReadReq misses 70511103Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_misses::total 432 # number of ReadReq misses 70611103Snilay@cs.wisc.edusystem.cpu.icache.demand_misses::cpu.inst 432 # number of demand (read+write) misses 70711103Snilay@cs.wisc.edusystem.cpu.icache.demand_misses::total 432 # number of demand (read+write) misses 70811103Snilay@cs.wisc.edusystem.cpu.icache.overall_misses::cpu.inst 432 # number of overall misses 70911103Snilay@cs.wisc.edusystem.cpu.icache.overall_misses::total 432 # number of overall misses 71011390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_miss_latency::cpu.inst 32414500 # number of ReadReq miss cycles 71111390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_miss_latency::total 32414500 # number of ReadReq miss cycles 71211390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_miss_latency::cpu.inst 32414500 # number of demand (read+write) miss cycles 71311390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_miss_latency::total 32414500 # number of demand (read+write) miss cycles 71411390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_miss_latency::cpu.inst 32414500 # number of overall miss cycles 71511390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_miss_latency::total 32414500 # number of overall miss cycles 71611390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_accesses::cpu.inst 1982 # number of ReadReq accesses(hits+misses) 71711390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_accesses::total 1982 # number of ReadReq accesses(hits+misses) 71811390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_accesses::cpu.inst 1982 # number of demand (read+write) accesses 71911390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_accesses::total 1982 # number of demand (read+write) accesses 72011390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_accesses::cpu.inst 1982 # number of overall (read+write) accesses 72111390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_accesses::total 1982 # number of overall (read+write) accesses 72211390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.217962 # miss rate for ReadReq accesses 72311390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_miss_rate::total 0.217962 # miss rate for ReadReq accesses 72411390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_miss_rate::cpu.inst 0.217962 # miss rate for demand accesses 72511390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_miss_rate::total 0.217962 # miss rate for demand accesses 72611390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_miss_rate::cpu.inst 0.217962 # miss rate for overall accesses 72711390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_miss_rate::total 0.217962 # miss rate for overall accesses 72811390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75033.564815 # average ReadReq miss latency 72911390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_avg_miss_latency::total 75033.564815 # average ReadReq miss latency 73011390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_avg_miss_latency::cpu.inst 75033.564815 # average overall miss latency 73111390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_avg_miss_latency::total 75033.564815 # average overall miss latency 73211390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_avg_miss_latency::cpu.inst 75033.564815 # average overall miss latency 73311390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_avg_miss_latency::total 75033.564815 # average overall miss latency 73410488Snilay@cs.wisc.edusystem.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 7358428SN/Asystem.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 73610488Snilay@cs.wisc.edusystem.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 7378428SN/Asystem.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 73810488Snilay@cs.wisc.edusystem.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 7398983Snate@binkert.orgsystem.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 7408428SN/Asystem.cpu.icache.fast_writes 0 # number of fast writes performed 7418428SN/Asystem.cpu.icache.cache_copies 0 # number of cache copies performed 74211201Sandreas.hansson@arm.comsystem.cpu.icache.writebacks::writebacks 17 # number of writebacks 74311201Sandreas.hansson@arm.comsystem.cpu.icache.writebacks::total 17 # number of writebacks 74411103Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_hits::cpu.inst 101 # number of ReadReq MSHR hits 74511103Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_hits::total 101 # number of ReadReq MSHR hits 74611103Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_hits::cpu.inst 101 # number of demand (read+write) MSHR hits 74711103Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_hits::total 101 # number of demand (read+write) MSHR hits 74811103Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_hits::cpu.inst 101 # number of overall MSHR hits 74911103Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_hits::total 101 # number of overall MSHR hits 75011103Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 331 # number of ReadReq MSHR misses 75111103Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_misses::total 331 # number of ReadReq MSHR misses 75211103Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_misses::cpu.inst 331 # number of demand (read+write) MSHR misses 75311103Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_misses::total 331 # number of demand (read+write) MSHR misses 75411103Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_misses::cpu.inst 331 # number of overall MSHR misses 75511103Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_misses::total 331 # number of overall MSHR misses 75611390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 25897500 # number of ReadReq MSHR miss cycles 75711390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_mshr_miss_latency::total 25897500 # number of ReadReq MSHR miss cycles 75811390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 25897500 # number of demand (read+write) MSHR miss cycles 75911390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_mshr_miss_latency::total 25897500 # number of demand (read+write) MSHR miss cycles 76011390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 25897500 # number of overall MSHR miss cycles 76111390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_mshr_miss_latency::total 25897500 # number of overall MSHR miss cycles 76211390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.167003 # mshr miss rate for ReadReq accesses 76311390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_mshr_miss_rate::total 0.167003 # mshr miss rate for ReadReq accesses 76411390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.167003 # mshr miss rate for demand accesses 76511390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_mshr_miss_rate::total 0.167003 # mshr miss rate for demand accesses 76611390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.167003 # mshr miss rate for overall accesses 76711390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_mshr_miss_rate::total 0.167003 # mshr miss rate for overall accesses 76811390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78240.181269 # average ReadReq mshr miss latency 76911390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78240.181269 # average ReadReq mshr miss latency 77011390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78240.181269 # average overall mshr miss latency 77111390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_avg_mshr_miss_latency::total 78240.181269 # average overall mshr miss latency 77211390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78240.181269 # average overall mshr miss latency 77311390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_avg_mshr_miss_latency::total 78240.181269 # average overall mshr miss latency 7748428SN/Asystem.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 7759838Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.replacements 0 # number of replacements 77611390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.tags.tagsinuse 215.242460 # Cycle average of tags in use 77710892Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.total_refs 20 # Total number of references to valid blocks. 77811390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.tags.sampled_refs 418 # Sample count of references to valid blocks. 77911390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.tags.avg_refs 0.047847 # Average number of references to valid blocks. 7809838Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 78111390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.tags.occ_blocks::cpu.inst 158.278087 # Average occupied blocks per requestor 78211390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.tags.occ_blocks::cpu.data 56.964373 # Average occupied blocks per requestor 78311390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.tags.occ_percent::cpu.inst 0.004830 # Average percentage of cache occupancy 78411390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.tags.occ_percent::cpu.data 0.001738 # Average percentage of cache occupancy 78511390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.tags.occ_percent::total 0.006569 # Average percentage of cache occupancy 78611390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.tags.occ_task_id_blocks::1024 418 # Occupied blocks per task id 78710892Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::0 184 # Occupied blocks per task id 78811390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::1 234 # Occupied blocks per task id 78911390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.tags.occ_task_id_percent::1024 0.012756 # Percentage of cache occupancy per task id 79011390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.tags.tag_accesses 4372 # Number of tag accesses 79111390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.tags.data_accesses 4372 # Number of data accesses 79211201Sandreas.hansson@arm.comsystem.cpu.l2cache.WritebackClean_hits::writebacks 17 # number of WritebackClean hits 79311201Sandreas.hansson@arm.comsystem.cpu.l2cache.WritebackClean_hits::total 17 # number of WritebackClean hits 79410892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_hits::cpu.inst 3 # number of ReadCleanReq hits 79510892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_hits::total 3 # number of ReadCleanReq hits 7969348SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_hits::cpu.inst 3 # number of demand (read+write) hits 7979348SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_hits::total 3 # number of demand (read+write) hits 7989348SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_hits::cpu.inst 3 # number of overall hits 7999348SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_hits::total 3 # number of overall hits 80010488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_misses::cpu.data 50 # number of ReadExReq misses 80110488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_misses::total 50 # number of ReadExReq misses 80211103Snilay@cs.wisc.edusystem.cpu.l2cache.ReadCleanReq_misses::cpu.inst 328 # number of ReadCleanReq misses 80311103Snilay@cs.wisc.edusystem.cpu.l2cache.ReadCleanReq_misses::total 328 # number of ReadCleanReq misses 80411390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.ReadSharedReq_misses::cpu.data 90 # number of ReadSharedReq misses 80511390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.ReadSharedReq_misses::total 90 # number of ReadSharedReq misses 80611103Snilay@cs.wisc.edusystem.cpu.l2cache.demand_misses::cpu.inst 328 # number of demand (read+write) misses 80711390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.demand_misses::cpu.data 140 # number of demand (read+write) misses 80811390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.demand_misses::total 468 # number of demand (read+write) misses 80911103Snilay@cs.wisc.edusystem.cpu.l2cache.overall_misses::cpu.inst 328 # number of overall misses 81011390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.overall_misses::cpu.data 140 # number of overall misses 81111390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.overall_misses::total 468 # number of overall misses 81211103Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4007500 # number of ReadExReq miss cycles 81311103Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_miss_latency::total 4007500 # number of ReadExReq miss cycles 81411390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 25368000 # number of ReadCleanReq miss cycles 81511390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.ReadCleanReq_miss_latency::total 25368000 # number of ReadCleanReq miss cycles 81611390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 7352000 # number of ReadSharedReq miss cycles 81711390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.ReadSharedReq_miss_latency::total 7352000 # number of ReadSharedReq miss cycles 81811390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.demand_miss_latency::cpu.inst 25368000 # number of demand (read+write) miss cycles 81911390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.demand_miss_latency::cpu.data 11359500 # number of demand (read+write) miss cycles 82011390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.demand_miss_latency::total 36727500 # number of demand (read+write) miss cycles 82111390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.overall_miss_latency::cpu.inst 25368000 # number of overall miss cycles 82211390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.overall_miss_latency::cpu.data 11359500 # number of overall miss cycles 82311390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.overall_miss_latency::total 36727500 # number of overall miss cycles 82411201Sandreas.hansson@arm.comsystem.cpu.l2cache.WritebackClean_accesses::writebacks 17 # number of WritebackClean accesses(hits+misses) 82511201Sandreas.hansson@arm.comsystem.cpu.l2cache.WritebackClean_accesses::total 17 # number of WritebackClean accesses(hits+misses) 82610488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_accesses::cpu.data 50 # number of ReadExReq accesses(hits+misses) 82710488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_accesses::total 50 # number of ReadExReq accesses(hits+misses) 82811103Snilay@cs.wisc.edusystem.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 331 # number of ReadCleanReq accesses(hits+misses) 82911103Snilay@cs.wisc.edusystem.cpu.l2cache.ReadCleanReq_accesses::total 331 # number of ReadCleanReq accesses(hits+misses) 83011390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.ReadSharedReq_accesses::cpu.data 90 # number of ReadSharedReq accesses(hits+misses) 83111390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.ReadSharedReq_accesses::total 90 # number of ReadSharedReq accesses(hits+misses) 83211103Snilay@cs.wisc.edusystem.cpu.l2cache.demand_accesses::cpu.inst 331 # number of demand (read+write) accesses 83311390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.demand_accesses::cpu.data 140 # number of demand (read+write) accesses 83411390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.demand_accesses::total 471 # number of demand (read+write) accesses 83511103Snilay@cs.wisc.edusystem.cpu.l2cache.overall_accesses::cpu.inst 331 # number of overall (read+write) accesses 83611390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.overall_accesses::cpu.data 140 # number of overall (read+write) accesses 83711390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.overall_accesses::total 471 # number of overall (read+write) accesses 8389348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses 8399348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses 84011103Snilay@cs.wisc.edusystem.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.990937 # miss rate for ReadCleanReq accesses 84111103Snilay@cs.wisc.edusystem.cpu.l2cache.ReadCleanReq_miss_rate::total 0.990937 # miss rate for ReadCleanReq accesses 84210892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 1 # miss rate for ReadSharedReq accesses 84310892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_rate::total 1 # miss rate for ReadSharedReq accesses 84411103Snilay@cs.wisc.edusystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.990937 # miss rate for demand accesses 8459348SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses 84611390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.demand_miss_rate::total 0.993631 # miss rate for demand accesses 84711103Snilay@cs.wisc.edusystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.990937 # miss rate for overall accesses 8489348SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses 84911390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.overall_miss_rate::total 0.993631 # miss rate for overall accesses 85011103Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 80150 # average ReadExReq miss latency 85111103Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_avg_miss_latency::total 80150 # average ReadExReq miss latency 85211390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 77341.463415 # average ReadCleanReq miss latency 85311390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 77341.463415 # average ReadCleanReq miss latency 85411390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 81688.888889 # average ReadSharedReq miss latency 85511390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 81688.888889 # average ReadSharedReq miss latency 85611390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 77341.463415 # average overall miss latency 85711390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 81139.285714 # average overall miss latency 85811390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.demand_avg_miss_latency::total 78477.564103 # average overall miss latency 85911390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 77341.463415 # average overall miss latency 86011390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 81139.285714 # average overall miss latency 86111390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.overall_avg_miss_latency::total 78477.564103 # average overall miss latency 8629348SAli.Saidi@ARM.comsystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 8639348SAli.Saidi@ARM.comsystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 8649348SAli.Saidi@ARM.comsystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 8659348SAli.Saidi@ARM.comsystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 8669348SAli.Saidi@ARM.comsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 8679348SAli.Saidi@ARM.comsystem.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 8689348SAli.Saidi@ARM.comsystem.cpu.l2cache.fast_writes 0 # number of fast writes performed 8699348SAli.Saidi@ARM.comsystem.cpu.l2cache.cache_copies 0 # number of cache copies performed 87010488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 50 # number of ReadExReq MSHR misses 87110488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_misses::total 50 # number of ReadExReq MSHR misses 87211103Snilay@cs.wisc.edusystem.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 328 # number of ReadCleanReq MSHR misses 87311103Snilay@cs.wisc.edusystem.cpu.l2cache.ReadCleanReq_mshr_misses::total 328 # number of ReadCleanReq MSHR misses 87411390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 90 # number of ReadSharedReq MSHR misses 87511390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.ReadSharedReq_mshr_misses::total 90 # number of ReadSharedReq MSHR misses 87611103Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_misses::cpu.inst 328 # number of demand (read+write) MSHR misses 87711390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.demand_mshr_misses::cpu.data 140 # number of demand (read+write) MSHR misses 87811390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.demand_mshr_misses::total 468 # number of demand (read+write) MSHR misses 87911103Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_misses::cpu.inst 328 # number of overall MSHR misses 88011390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.overall_mshr_misses::cpu.data 140 # number of overall MSHR misses 88111390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.overall_mshr_misses::total 468 # number of overall MSHR misses 88211103Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3507500 # number of ReadExReq MSHR miss cycles 88311103Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3507500 # number of ReadExReq MSHR miss cycles 88411390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 22088000 # number of ReadCleanReq MSHR miss cycles 88511390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 22088000 # number of ReadCleanReq MSHR miss cycles 88611390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 6452000 # number of ReadSharedReq MSHR miss cycles 88711390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 6452000 # number of ReadSharedReq MSHR miss cycles 88811390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 22088000 # number of demand (read+write) MSHR miss cycles 88911390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 9959500 # number of demand (read+write) MSHR miss cycles 89011390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.demand_mshr_miss_latency::total 32047500 # number of demand (read+write) MSHR miss cycles 89111390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 22088000 # number of overall MSHR miss cycles 89211390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9959500 # number of overall MSHR miss cycles 89311390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.overall_mshr_miss_latency::total 32047500 # number of overall MSHR miss cycles 8949348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses 8959348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses 89611103Snilay@cs.wisc.edusystem.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.990937 # mshr miss rate for ReadCleanReq accesses 89711103Snilay@cs.wisc.edusystem.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.990937 # mshr miss rate for ReadCleanReq accesses 89810892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadSharedReq accesses 89910892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 1 # mshr miss rate for ReadSharedReq accesses 90011103Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.990937 # mshr miss rate for demand accesses 9019348SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses 90211390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.demand_mshr_miss_rate::total 0.993631 # mshr miss rate for demand accesses 90311103Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.990937 # mshr miss rate for overall accesses 9049348SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses 90511390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.overall_mshr_miss_rate::total 0.993631 # mshr miss rate for overall accesses 90611103Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 70150 # average ReadExReq mshr miss latency 90711103Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 70150 # average ReadExReq mshr miss latency 90811390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67341.463415 # average ReadCleanReq mshr miss latency 90911390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 67341.463415 # average ReadCleanReq mshr miss latency 91011390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71688.888889 # average ReadSharedReq mshr miss latency 91111390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71688.888889 # average ReadSharedReq mshr miss latency 91211390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67341.463415 # average overall mshr miss latency 91311390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 71139.285714 # average overall mshr miss latency 91411390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::total 68477.564103 # average overall mshr miss latency 91511390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67341.463415 # average overall mshr miss latency 91611390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 71139.285714 # average overall mshr miss latency 91711390Ssteve.reinhardt@amd.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::total 68477.564103 # average overall mshr miss latency 9189348SAli.Saidi@ARM.comsystem.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 91911390Ssteve.reinhardt@amd.comsystem.cpu.toL2Bus.snoop_filter.tot_requests 488 # Total number of requests made to the snoop filter. 92011138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_single_requests 17 # Number of requests hitting in the snoop filter with a single holder of the requested data. 92111138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 92211138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. 92311138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 92411138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 92511390Ssteve.reinhardt@amd.comsystem.cpu.toL2Bus.trans_dist::ReadResp 421 # Transaction distribution 92611201Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::WritebackClean 17 # Transaction distribution 92710628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExReq 50 # Transaction distribution 92810628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExResp 50 # Transaction distribution 92911103Snilay@cs.wisc.edusystem.cpu.toL2Bus.trans_dist::ReadCleanReq 331 # Transaction distribution 93011390Ssteve.reinhardt@amd.comsystem.cpu.toL2Bus.trans_dist::ReadSharedReq 90 # Transaction distribution 93111103Snilay@cs.wisc.edusystem.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 679 # Packet count per connected master and slave (bytes) 93211390Ssteve.reinhardt@amd.comsystem.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 280 # Packet count per connected master and slave (bytes) 93311390Ssteve.reinhardt@amd.comsystem.cpu.toL2Bus.pkt_count::total 959 # Packet count per connected master and slave (bytes) 93411201Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 22272 # Cumulative packet size per connected master and slave (bytes) 93511390Ssteve.reinhardt@amd.comsystem.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 8960 # Cumulative packet size per connected master and slave (bytes) 93611390Ssteve.reinhardt@amd.comsystem.cpu.toL2Bus.pkt_size::total 31232 # Cumulative packet size per connected master and slave (bytes) 93710628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoops 0 # Total snoops (count) 93811390Ssteve.reinhardt@amd.comsystem.cpu.toL2Bus.snoop_fanout::samples 471 # Request fanout histogram 93911138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::mean 0 # Request fanout histogram 94010628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram 94110628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 94211390Ssteve.reinhardt@amd.comsystem.cpu.toL2Bus.snoop_fanout::0 471 100.00% 100.00% # Request fanout histogram 94311138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 94410628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 94510628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 94611138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 94711138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::max_value 0 # Request fanout histogram 94811390Ssteve.reinhardt@amd.comsystem.cpu.toL2Bus.snoop_fanout::total 471 # Request fanout histogram 94911390Ssteve.reinhardt@amd.comsystem.cpu.toL2Bus.reqLayer0.occupancy 261000 # Layer occupancy (ticks) 95011201Sandreas.hansson@arm.comsystem.cpu.toL2Bus.reqLayer0.utilization 1.2 # Layer utilization (%) 95111103Snilay@cs.wisc.edusystem.cpu.toL2Bus.respLayer0.occupancy 496500 # Layer occupancy (ticks) 95210892Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer0.utilization 2.2 # Layer utilization (%) 95311390Ssteve.reinhardt@amd.comsystem.cpu.toL2Bus.respLayer1.occupancy 210000 # Layer occupancy (ticks) 95410892Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer1.utilization 0.9 # Layer utilization (%) 95511390Ssteve.reinhardt@amd.comsystem.membus.trans_dist::ReadResp 418 # Transaction distribution 95610628Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExReq 50 # Transaction distribution 95710628Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExResp 50 # Transaction distribution 95811390Ssteve.reinhardt@amd.comsystem.membus.trans_dist::ReadSharedReq 418 # Transaction distribution 95911390Ssteve.reinhardt@amd.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 936 # Packet count per connected master and slave (bytes) 96011390Ssteve.reinhardt@amd.comsystem.membus.pkt_count::total 936 # Packet count per connected master and slave (bytes) 96111390Ssteve.reinhardt@amd.comsystem.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 29952 # Cumulative packet size per connected master and slave (bytes) 96211390Ssteve.reinhardt@amd.comsystem.membus.pkt_size::total 29952 # Cumulative packet size per connected master and slave (bytes) 96310628Sandreas.hansson@arm.comsystem.membus.snoops 0 # Total snoops (count) 96411390Ssteve.reinhardt@amd.comsystem.membus.snoop_fanout::samples 468 # Request fanout histogram 96510628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::mean 0 # Request fanout histogram 96610628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::stdev 0 # Request fanout histogram 96710628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 96811390Ssteve.reinhardt@amd.comsystem.membus.snoop_fanout::0 468 100.00% 100.00% # Request fanout histogram 96910628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 97010628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 97110628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::min_value 0 # Request fanout histogram 97210628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::max_value 0 # Request fanout histogram 97311390Ssteve.reinhardt@amd.comsystem.membus.snoop_fanout::total 468 # Request fanout histogram 97411390Ssteve.reinhardt@amd.comsystem.membus.reqLayer0.occupancy 580000 # Layer occupancy (ticks) 97510726Sandreas.hansson@arm.comsystem.membus.reqLayer0.utilization 2.6 # Layer utilization (%) 97611390Ssteve.reinhardt@amd.comsystem.membus.respLayer1.occupancy 2487500 # Layer occupancy (ticks) 97711103Snilay@cs.wisc.edusystem.membus.respLayer1.utilization 11.1 # Layer utilization (%) 9786039SN/A 9796039SN/A---------- End Simulation Statistics ---------- 980