stats.txt revision 10892
16039SN/A 26039SN/A---------- Begin Simulation Statistics ---------- 310892Sandreas.hansson@arm.comsim_seconds 0.000022 # Number of seconds simulated 410892Sandreas.hansson@arm.comsim_ticks 22403000 # Number of ticks simulated 510892Sandreas.hansson@arm.comfinal_tick 22403000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 68428SN/Asim_freq 1000000000000 # Frequency of simulated ticks 710892Sandreas.hansson@arm.comhost_inst_rate 79030 # Simulator instruction rate (inst/s) 810892Sandreas.hansson@arm.comhost_op_rate 79012 # Simulator op (including micro ops) rate (op/s) 910892Sandreas.hansson@arm.comhost_tick_rate 354943993 # Simulator tick rate (ticks/s) 1010892Sandreas.hansson@arm.comhost_mem_usage 292784 # Number of bytes of host memory used 1110892Sandreas.hansson@arm.comhost_seconds 0.06 # Real time elapsed on the host 1210488Snilay@cs.wisc.edusim_insts 4986 # Number of instructions simulated 1310488Snilay@cs.wisc.edusim_ops 4986 # Number of ops (including micro ops) simulated 1410036SAli.Saidi@ARM.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1510036SAli.Saidi@ARM.comsystem.clk_domain.clock 1000 # Clock period in ticks 1610488Snilay@cs.wisc.edusystem.physmem.bytes_read::cpu.inst 21120 # Number of bytes read from this memory 1710488Snilay@cs.wisc.edusystem.physmem.bytes_read::cpu.data 9024 # Number of bytes read from this memory 1810488Snilay@cs.wisc.edusystem.physmem.bytes_read::total 30144 # Number of bytes read from this memory 1910488Snilay@cs.wisc.edusystem.physmem.bytes_inst_read::cpu.inst 21120 # Number of instructions bytes read from this memory 2010488Snilay@cs.wisc.edusystem.physmem.bytes_inst_read::total 21120 # Number of instructions bytes read from this memory 2110488Snilay@cs.wisc.edusystem.physmem.num_reads::cpu.inst 330 # Number of read requests responded to by this memory 2210488Snilay@cs.wisc.edusystem.physmem.num_reads::cpu.data 141 # Number of read requests responded to by this memory 2310488Snilay@cs.wisc.edusystem.physmem.num_reads::total 471 # Number of read requests responded to by this memory 2410892Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.inst 942730884 # Total read bandwidth from this memory (bytes/s) 2510892Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.data 402803196 # Total read bandwidth from this memory (bytes/s) 2610892Sandreas.hansson@arm.comsystem.physmem.bw_read::total 1345534080 # Total read bandwidth from this memory (bytes/s) 2710892Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::cpu.inst 942730884 # Instruction read bandwidth from this memory (bytes/s) 2810892Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::total 942730884 # Instruction read bandwidth from this memory (bytes/s) 2910892Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.inst 942730884 # Total bandwidth to/from this memory (bytes/s) 3010892Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.data 402803196 # Total bandwidth to/from this memory (bytes/s) 3110892Sandreas.hansson@arm.comsystem.physmem.bw_total::total 1345534080 # Total bandwidth to/from this memory (bytes/s) 3210488Snilay@cs.wisc.edusystem.physmem.readReqs 471 # Number of read requests accepted 339978Sandreas.hansson@arm.comsystem.physmem.writeReqs 0 # Number of write requests accepted 3410488Snilay@cs.wisc.edusystem.physmem.readBursts 471 # Number of DRAM read bursts, including those serviced by the write queue 359978Sandreas.hansson@arm.comsystem.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue 3610488Snilay@cs.wisc.edusystem.physmem.bytesReadDRAM 30144 # Total number of bytes read from DRAM 379978Sandreas.hansson@arm.comsystem.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue 389978Sandreas.hansson@arm.comsystem.physmem.bytesWritten 0 # Total number of bytes written to DRAM 3910488Snilay@cs.wisc.edusystem.physmem.bytesReadSys 30144 # Total read bytes from the system interface side 409978Sandreas.hansson@arm.comsystem.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side 419978Sandreas.hansson@arm.comsystem.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue 429978Sandreas.hansson@arm.comsystem.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 439978Sandreas.hansson@arm.comsystem.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 4410488Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::0 29 # Per bank write bursts 459978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::1 0 # Per bank write bursts 469978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::2 1 # Per bank write bursts 479978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::3 0 # Per bank write bursts 489978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::4 7 # Per bank write bursts 499978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::5 3 # Per bank write bursts 509978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::6 13 # Per bank write bursts 5110488Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::7 53 # Per bank write bursts 5210488Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::8 59 # Per bank write bursts 5310488Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::9 76 # Per bank write bursts 5410352Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::10 43 # Per bank write bursts 559978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::11 20 # Per bank write bursts 569978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::12 51 # Per bank write bursts 579978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::13 29 # Per bank write bursts 5810352Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::14 80 # Per bank write bursts 5910242Ssteve.reinhardt@amd.comsystem.physmem.perBankRdBursts::15 7 # Per bank write bursts 609978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::0 0 # Per bank write bursts 619978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::1 0 # Per bank write bursts 629978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::2 0 # Per bank write bursts 639978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::3 0 # Per bank write bursts 649978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::4 0 # Per bank write bursts 659978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::5 0 # Per bank write bursts 669978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::6 0 # Per bank write bursts 679978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::7 0 # Per bank write bursts 689978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::8 0 # Per bank write bursts 699978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::9 0 # Per bank write bursts 709978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::10 0 # Per bank write bursts 719978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::11 0 # Per bank write bursts 729978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::12 0 # Per bank write bursts 739978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::13 0 # Per bank write bursts 749978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::14 0 # Per bank write bursts 759978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::15 0 # Per bank write bursts 769978Sandreas.hansson@arm.comsystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 779978Sandreas.hansson@arm.comsystem.physmem.numWrRetry 0 # Number of times write queue was full causing retry 7810892Sandreas.hansson@arm.comsystem.physmem.totGap 22316000 # Total gap between requests 799978Sandreas.hansson@arm.comsystem.physmem.readPktSize::0 0 # Read request sizes (log2) 809978Sandreas.hansson@arm.comsystem.physmem.readPktSize::1 0 # Read request sizes (log2) 819978Sandreas.hansson@arm.comsystem.physmem.readPktSize::2 0 # Read request sizes (log2) 829978Sandreas.hansson@arm.comsystem.physmem.readPktSize::3 0 # Read request sizes (log2) 839978Sandreas.hansson@arm.comsystem.physmem.readPktSize::4 0 # Read request sizes (log2) 849978Sandreas.hansson@arm.comsystem.physmem.readPktSize::5 0 # Read request sizes (log2) 8510488Snilay@cs.wisc.edusystem.physmem.readPktSize::6 471 # Read request sizes (log2) 869978Sandreas.hansson@arm.comsystem.physmem.writePktSize::0 0 # Write request sizes (log2) 879978Sandreas.hansson@arm.comsystem.physmem.writePktSize::1 0 # Write request sizes (log2) 889978Sandreas.hansson@arm.comsystem.physmem.writePktSize::2 0 # Write request sizes (log2) 899978Sandreas.hansson@arm.comsystem.physmem.writePktSize::3 0 # Write request sizes (log2) 909978Sandreas.hansson@arm.comsystem.physmem.writePktSize::4 0 # Write request sizes (log2) 919978Sandreas.hansson@arm.comsystem.physmem.writePktSize::5 0 # Write request sizes (log2) 929978Sandreas.hansson@arm.comsystem.physmem.writePktSize::6 0 # Write request sizes (log2) 9310488Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::0 277 # What read queue length does an incoming req see 9410726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::1 135 # What read queue length does an incoming req see 9510892Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::2 37 # What read queue length does an incoming req see 9610726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::3 15 # What read queue length does an incoming req see 9710892Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::4 7 # What read queue length does an incoming req see 989322Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see 999312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see 1009312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 1019312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 1029312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 1039312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 1049312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see 1059312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see 1069312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see 1079312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 1089312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 1099312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 1109312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 1119312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 1129312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 1139312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 1149312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 1159312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 1169312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 1179312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 1189312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 1199312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 1209312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 1219312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 1229312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 1239312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 1249312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 1259312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see 1269312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see 1279312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see 1289312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see 1299312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see 1309312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see 1319312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see 1329312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see 1339312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see 1349312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see 1359312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see 1369312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see 1379312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see 1389312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see 1399312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see 1409312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see 1419312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see 1429312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see 1439312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see 1449312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see 1459312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see 1469312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see 1479312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see 1489312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see 1499312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see 1509312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see 1519312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see 1529312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see 1539312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see 1549312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see 1559312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see 1569312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see 15710148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see 15810148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see 15910148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see 16010148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see 16110148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see 16210148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see 16310148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see 16410148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see 16510148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see 16610148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see 16710148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see 16810148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see 16910148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see 17010148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see 17110148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see 17210148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see 17310148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see 17410148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see 17510148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see 17610148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see 17710148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see 17810148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see 17910148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see 18010148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see 18110148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see 18210148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see 18310148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see 18410148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see 18510148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see 18610148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see 18710148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see 18810148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see 18910892Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::samples 105 # Bytes accessed per row activation 19010892Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::mean 260.876190 # Bytes accessed per row activation 19110892Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::gmean 178.828028 # Bytes accessed per row activation 19210892Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::stdev 254.099908 # Bytes accessed per row activation 19310892Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::0-127 30 28.57% 28.57% # Bytes accessed per row activation 19410892Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::128-255 33 31.43% 60.00% # Bytes accessed per row activation 19510892Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::256-383 19 18.10% 78.10% # Bytes accessed per row activation 19610892Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::384-511 10 9.52% 87.62% # Bytes accessed per row activation 19710892Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::512-639 3 2.86% 90.48% # Bytes accessed per row activation 19810892Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::640-767 2 1.90% 92.38% # Bytes accessed per row activation 19910892Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::768-895 1 0.95% 93.33% # Bytes accessed per row activation 20010892Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::896-1023 1 0.95% 94.29% # Bytes accessed per row activation 20110892Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1024-1151 6 5.71% 100.00% # Bytes accessed per row activation 20210892Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::total 105 # Bytes accessed per row activation 20310892Sandreas.hansson@arm.comsystem.physmem.totQLat 4348750 # Total ticks spent queuing 20410892Sandreas.hansson@arm.comsystem.physmem.totMemAccLat 13180000 # Total ticks spent from burst creation until serviced by the DRAM 20510488Snilay@cs.wisc.edusystem.physmem.totBusLat 2355000 # Total ticks spent in databus transfers 20610892Sandreas.hansson@arm.comsystem.physmem.avgQLat 9233.01 # Average queueing delay per DRAM burst 2079978Sandreas.hansson@arm.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 20810892Sandreas.hansson@arm.comsystem.physmem.avgMemAccLat 27983.01 # Average memory access latency per DRAM burst 20910892Sandreas.hansson@arm.comsystem.physmem.avgRdBW 1345.53 # Average DRAM read bandwidth in MiByte/s 2109978Sandreas.hansson@arm.comsystem.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s 21110892Sandreas.hansson@arm.comsystem.physmem.avgRdBWSys 1345.53 # Average system read bandwidth in MiByte/s 2129978Sandreas.hansson@arm.comsystem.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s 2139978Sandreas.hansson@arm.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 21410892Sandreas.hansson@arm.comsystem.physmem.busUtil 10.51 # Data bus utilization in percentage 21510892Sandreas.hansson@arm.comsystem.physmem.busUtilRead 10.51 # Data bus utilization in percentage for reads 2169978Sandreas.hansson@arm.comsystem.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes 21710892Sandreas.hansson@arm.comsystem.physmem.avgRdQLen 1.71 # Average read queue length when enqueuing 2189978Sandreas.hansson@arm.comsystem.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing 21910488Snilay@cs.wisc.edusystem.physmem.readRowHits 356 # Number of row buffer hits during reads 2209312Sandreas.hansson@arm.comsystem.physmem.writeRowHits 0 # Number of row buffer hits during writes 22110488Snilay@cs.wisc.edusystem.physmem.readRowHitRate 75.58 # Row buffer hit rate for reads 2229312Sandreas.hansson@arm.comsystem.physmem.writeRowHitRate nan # Row buffer hit rate for writes 22310892Sandreas.hansson@arm.comsystem.physmem.avgGap 47380.04 # Average gap between requests 22410488Snilay@cs.wisc.edusystem.physmem.pageHitRate 75.58 # Row buffer hit rate, read and write combined 22510726Sandreas.hansson@arm.comsystem.physmem_0.actEnergy 128520 # Energy for activate commands per rank (pJ) 22610726Sandreas.hansson@arm.comsystem.physmem_0.preEnergy 70125 # Energy for precharge commands per rank (pJ) 22710892Sandreas.hansson@arm.comsystem.physmem_0.readEnergy 538200 # Energy for read commands per rank (pJ) 22810628Sandreas.hansson@arm.comsystem.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) 22910628Sandreas.hansson@arm.comsystem.physmem_0.refreshEnergy 1017120 # Energy for refresh commands per rank (pJ) 23010892Sandreas.hansson@arm.comsystem.physmem_0.actBackEnergy 9525555 # Energy for active background per rank (pJ) 23110892Sandreas.hansson@arm.comsystem.physmem_0.preBackEnergy 1143750 # Energy for precharge background per rank (pJ) 23210892Sandreas.hansson@arm.comsystem.physmem_0.totalEnergy 12423270 # Total energy per rank (pJ) 23310892Sandreas.hansson@arm.comsystem.physmem_0.averagePower 784.668877 # Core power per rank (mW) 23410892Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::IDLE 2113750 # Time in different power states 23510628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::REF 520000 # Time in different power states 23610628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states 23710892Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::ACT 13462250 # Time in different power states 23810628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states 23910892Sandreas.hansson@arm.comsystem.physmem_1.actEnergy 521640 # Energy for activate commands per rank (pJ) 24010892Sandreas.hansson@arm.comsystem.physmem_1.preEnergy 284625 # Energy for precharge commands per rank (pJ) 24110892Sandreas.hansson@arm.comsystem.physmem_1.readEnergy 2191800 # Energy for read commands per rank (pJ) 24210628Sandreas.hansson@arm.comsystem.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) 24310628Sandreas.hansson@arm.comsystem.physmem_1.refreshEnergy 1017120 # Energy for refresh commands per rank (pJ) 24410892Sandreas.hansson@arm.comsystem.physmem_1.actBackEnergy 10738800 # Energy for active background per rank (pJ) 24510892Sandreas.hansson@arm.comsystem.physmem_1.preBackEnergy 87000 # Energy for precharge background per rank (pJ) 24610892Sandreas.hansson@arm.comsystem.physmem_1.totalEnergy 14840985 # Total energy per rank (pJ) 24710892Sandreas.hansson@arm.comsystem.physmem_1.averagePower 936.635216 # Core power per rank (mW) 24810892Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::IDLE 103500 # Time in different power states 24910628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::REF 520000 # Time in different power states 25010628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states 25110892Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::ACT 15234500 # Time in different power states 25210628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states 25310892Sandreas.hansson@arm.comsystem.cpu.branchPred.lookups 2126 # Number of BP lookups 25410892Sandreas.hansson@arm.comsystem.cpu.branchPred.condPredicted 1379 # Number of conditional branches predicted 25510892Sandreas.hansson@arm.comsystem.cpu.branchPred.condIncorrect 429 # Number of conditional branches incorrect 25610892Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBLookups 1641 # Number of BTB lookups 25710892Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBHits 514 # Number of BTB hits 2589481Snilay@cs.wisc.edusystem.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 25910892Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBHitPct 31.322364 # BTB Hit Percentage 26010892Sandreas.hansson@arm.comsystem.cpu.branchPred.usedRAS 281 # Number of times the RAS was used to get a target. 26110892Sandreas.hansson@arm.comsystem.cpu.branchPred.RASInCorrect 67 # Number of incorrect RAS predictions. 26210628Sandreas.hansson@arm.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 2638428SN/Asystem.cpu.dtb.read_hits 0 # DTB read hits 2648428SN/Asystem.cpu.dtb.read_misses 0 # DTB read misses 2658428SN/Asystem.cpu.dtb.read_accesses 0 # DTB read accesses 2668428SN/Asystem.cpu.dtb.write_hits 0 # DTB write hits 2678428SN/Asystem.cpu.dtb.write_misses 0 # DTB write misses 2688428SN/Asystem.cpu.dtb.write_accesses 0 # DTB write accesses 2696039SN/Asystem.cpu.dtb.hits 0 # DTB hits 2706039SN/Asystem.cpu.dtb.misses 0 # DTB misses 2718428SN/Asystem.cpu.dtb.accesses 0 # DTB accesses 2728428SN/Asystem.cpu.itb.read_hits 0 # DTB read hits 2738428SN/Asystem.cpu.itb.read_misses 0 # DTB read misses 2748428SN/Asystem.cpu.itb.read_accesses 0 # DTB read accesses 2758428SN/Asystem.cpu.itb.write_hits 0 # DTB write hits 2768428SN/Asystem.cpu.itb.write_misses 0 # DTB write misses 2778428SN/Asystem.cpu.itb.write_accesses 0 # DTB write accesses 2788428SN/Asystem.cpu.itb.hits 0 # DTB hits 2798428SN/Asystem.cpu.itb.misses 0 # DTB misses 2808428SN/Asystem.cpu.itb.accesses 0 # DTB accesses 28110488Snilay@cs.wisc.edusystem.cpu.workload.num_syscalls 7 # Number of system calls 28210892Sandreas.hansson@arm.comsystem.cpu.numCycles 44807 # number of cpu cycles simulated 2838428SN/Asystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 2848428SN/Asystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 28510892Sandreas.hansson@arm.comsystem.cpu.fetch.icacheStallCycles 8961 # Number of cycles fetch is stalled on an Icache miss 28610892Sandreas.hansson@arm.comsystem.cpu.fetch.Insts 12993 # Number of instructions fetch has processed 28710892Sandreas.hansson@arm.comsystem.cpu.fetch.Branches 2126 # Number of branches that fetch encountered 28810892Sandreas.hansson@arm.comsystem.cpu.fetch.predictedBranches 795 # Number of branches that fetch has predicted taken 28910892Sandreas.hansson@arm.comsystem.cpu.fetch.Cycles 4908 # Number of cycles fetch has run and was not squashing or blocked 29010892Sandreas.hansson@arm.comsystem.cpu.fetch.SquashCycles 876 # Number of cycles fetch has spent squashing 29110892Sandreas.hansson@arm.comsystem.cpu.fetch.PendingTrapStallCycles 194 # Number of stall cycles due to pending traps 29210892Sandreas.hansson@arm.comsystem.cpu.fetch.CacheLines 2040 # Number of cache lines fetched 29310892Sandreas.hansson@arm.comsystem.cpu.fetch.IcacheSquashes 269 # Number of outstanding Icache misses that were squashed 29410892Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::samples 14501 # Number of instructions fetched each cycle (Total) 29510892Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::mean 0.896007 # Number of instructions fetched each cycle (Total) 29610892Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::stdev 2.195594 # Number of instructions fetched each cycle (Total) 2976291SN/Asystem.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 29810892Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::0 11177 77.08% 77.08% # Number of instructions fetched each cycle (Total) 29910892Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::1 1470 10.14% 87.21% # Number of instructions fetched each cycle (Total) 30010892Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::2 121 0.83% 88.05% # Number of instructions fetched each cycle (Total) 30110892Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::3 160 1.10% 89.15% # Number of instructions fetched each cycle (Total) 30210892Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::4 283 1.95% 91.10% # Number of instructions fetched each cycle (Total) 30310892Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::5 95 0.66% 91.76% # Number of instructions fetched each cycle (Total) 30410892Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::6 127 0.88% 92.63% # Number of instructions fetched each cycle (Total) 30510892Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::7 112 0.77% 93.41% # Number of instructions fetched each cycle (Total) 30610892Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::8 956 6.59% 100.00% # Number of instructions fetched each cycle (Total) 3076291SN/Asystem.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 3086291SN/Asystem.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 3096291SN/Asystem.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 31010892Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::total 14501 # Number of instructions fetched each cycle (Total) 31110892Sandreas.hansson@arm.comsystem.cpu.fetch.branchRate 0.047448 # Number of branch fetches per cycle 31210892Sandreas.hansson@arm.comsystem.cpu.fetch.rate 0.289977 # Number of inst fetches per cycle 31310892Sandreas.hansson@arm.comsystem.cpu.decode.IdleCycles 8511 # Number of cycles decode is idle 31410892Sandreas.hansson@arm.comsystem.cpu.decode.BlockedCycles 2687 # Number of cycles decode is blocked 31510892Sandreas.hansson@arm.comsystem.cpu.decode.RunCycles 2777 # Number of cycles decode is running 31610892Sandreas.hansson@arm.comsystem.cpu.decode.UnblockCycles 129 # Number of cycles decode is unblocking 31710892Sandreas.hansson@arm.comsystem.cpu.decode.SquashCycles 397 # Number of cycles decode is squashing 31810892Sandreas.hansson@arm.comsystem.cpu.decode.BranchResolved 172 # Number of times decode resolved a branch 31910488Snilay@cs.wisc.edusystem.cpu.decode.BranchMispred 43 # Number of times decode detected a branch misprediction 32010892Sandreas.hansson@arm.comsystem.cpu.decode.DecodedInsts 12008 # Number of instructions handled by decode 32110892Sandreas.hansson@arm.comsystem.cpu.decode.SquashedInsts 170 # Number of squashed instructions handled by decode 32210892Sandreas.hansson@arm.comsystem.cpu.rename.SquashCycles 397 # Number of cycles rename is squashing 32310892Sandreas.hansson@arm.comsystem.cpu.rename.IdleCycles 8669 # Number of cycles rename is idle 32410892Sandreas.hansson@arm.comsystem.cpu.rename.BlockCycles 506 # Number of cycles rename is blocking 32510892Sandreas.hansson@arm.comsystem.cpu.rename.serializeStallCycles 996 # count of cycles rename stalled for serializing inst 32610892Sandreas.hansson@arm.comsystem.cpu.rename.RunCycles 2735 # Number of cycles rename is running 32710892Sandreas.hansson@arm.comsystem.cpu.rename.UnblockCycles 1198 # Number of cycles rename is unblocking 32810892Sandreas.hansson@arm.comsystem.cpu.rename.RenamedInsts 11509 # Number of instructions processed by rename 32910352Sandreas.hansson@arm.comsystem.cpu.rename.ROBFullEvents 4 # Number of times rename has blocked due to ROB full 33010352Sandreas.hansson@arm.comsystem.cpu.rename.IQFullEvents 2 # Number of times rename has blocked due to IQ full 33110892Sandreas.hansson@arm.comsystem.cpu.rename.LQFullEvents 229 # Number of times rename has blocked due to LQ full 33210892Sandreas.hansson@arm.comsystem.cpu.rename.SQFullEvents 954 # Number of times rename has blocked due to SQ full 33310892Sandreas.hansson@arm.comsystem.cpu.rename.RenamedOperands 6966 # Number of destination operands rename has renamed 33410892Sandreas.hansson@arm.comsystem.cpu.rename.RenameLookups 13566 # Number of register rename lookups that rename has made 33510892Sandreas.hansson@arm.comsystem.cpu.rename.int_rename_lookups 13315 # Number of integer rename lookups 3369924Ssteve.reinhardt@amd.comsystem.cpu.rename.fp_rename_lookups 3 # Number of floating rename lookups 33710488Snilay@cs.wisc.edusystem.cpu.rename.CommittedMaps 3282 # Number of HB maps that are committed 33810892Sandreas.hansson@arm.comsystem.cpu.rename.UndoneMaps 3684 # Number of HB maps that are undone due to squashing 33910892Sandreas.hansson@arm.comsystem.cpu.rename.serializingInsts 14 # count of serializing insts renamed 34010892Sandreas.hansson@arm.comsystem.cpu.rename.tempSerializingInsts 10 # count of temporary serializing insts renamed 34110892Sandreas.hansson@arm.comsystem.cpu.rename.skidInsts 296 # count of insts added to the skid buffer 34210892Sandreas.hansson@arm.comsystem.cpu.memDep0.insertedLoads 2503 # Number of loads inserted to the mem dependence unit. 34310892Sandreas.hansson@arm.comsystem.cpu.memDep0.insertedStores 1169 # Number of stores inserted to the mem dependence unit. 3448428SN/Asystem.cpu.memDep0.conflictingLoads 1 # Number of conflicting loads. 34510488Snilay@cs.wisc.edusystem.cpu.memDep0.conflictingStores 2 # Number of conflicting stores. 34610892Sandreas.hansson@arm.comsystem.cpu.iq.iqInstsAdded 9007 # Number of instructions added to the IQ (excludes non-spec) 34710488Snilay@cs.wisc.edusystem.cpu.iq.iqNonSpecInstsAdded 11 # Number of non-speculative instructions added to the IQ 34810892Sandreas.hansson@arm.comsystem.cpu.iq.iqInstsIssued 8237 # Number of instructions issued 34910892Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedInstsIssued 38 # Number of squashed instructions issued 35010892Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedInstsExamined 4031 # Number of squashed instructions iterated over during squash; mainly for profiling 35110892Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedOperandsExamined 1845 # Number of squashed operands that are examined and possibly removed from graph 3529729Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedNonSpecRemoved 2 # Number of squashed non-spec instructions that were removed 35310892Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::samples 14501 # Number of insts issued each cycle 35410892Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::mean 0.568030 # Number of insts issued each cycle 35510892Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::stdev 1.308332 # Number of insts issued each cycle 3568428SN/Asystem.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 35710892Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::0 11165 76.99% 76.99% # Number of insts issued each cycle 35810892Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::1 1330 9.17% 86.17% # Number of insts issued each cycle 35910892Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::2 739 5.10% 91.26% # Number of insts issued each cycle 36010892Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::3 423 2.92% 94.18% # Number of insts issued each cycle 36110892Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::4 353 2.43% 96.61% # Number of insts issued each cycle 36210892Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::5 304 2.10% 98.71% # Number of insts issued each cycle 36310892Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::6 105 0.72% 99.43% # Number of insts issued each cycle 36410892Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::7 58 0.40% 99.83% # Number of insts issued each cycle 36510892Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::8 24 0.17% 100.00% # Number of insts issued each cycle 3668428SN/Asystem.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 3678428SN/Asystem.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 3688428SN/Asystem.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 36910892Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::total 14501 # Number of insts issued each cycle 3708428SN/Asystem.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 37110892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntAlu 7 3.57% 3.57% # attempts to use FU when none available 37210892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntMult 0 0.00% 3.57% # attempts to use FU when none available 37310892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntDiv 0 0.00% 3.57% # attempts to use FU when none available 37410892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatAdd 0 0.00% 3.57% # attempts to use FU when none available 37510892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatCmp 0 0.00% 3.57% # attempts to use FU when none available 37610892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatCvt 0 0.00% 3.57% # attempts to use FU when none available 37710892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatMult 0 0.00% 3.57% # attempts to use FU when none available 37810892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatDiv 0 0.00% 3.57% # attempts to use FU when none available 37910892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.57% # attempts to use FU when none available 38010892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAdd 0 0.00% 3.57% # attempts to use FU when none available 38110892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.57% # attempts to use FU when none available 38210892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAlu 0 0.00% 3.57% # attempts to use FU when none available 38310892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdCmp 0 0.00% 3.57% # attempts to use FU when none available 38410892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdCvt 0 0.00% 3.57% # attempts to use FU when none available 38510892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMisc 0 0.00% 3.57% # attempts to use FU when none available 38610892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMult 0 0.00% 3.57% # attempts to use FU when none available 38710892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.57% # attempts to use FU when none available 38810892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdShift 0 0.00% 3.57% # attempts to use FU when none available 38910892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.57% # attempts to use FU when none available 39010892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.57% # attempts to use FU when none available 39110892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.57% # attempts to use FU when none available 39210892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.57% # attempts to use FU when none available 39310892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.57% # attempts to use FU when none available 39410892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.57% # attempts to use FU when none available 39510892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.57% # attempts to use FU when none available 39610892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.57% # attempts to use FU when none available 39710892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.57% # attempts to use FU when none available 39810892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.57% # attempts to use FU when none available 39910892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.57% # attempts to use FU when none available 40010892Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::MemRead 131 66.84% 70.41% # attempts to use FU when none available 40110726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::MemWrite 58 29.59% 100.00% # attempts to use FU when none available 4028428SN/Asystem.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 4038428SN/Asystem.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 4048241SN/Asystem.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued 40510892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntAlu 4840 58.76% 58.76% # Type of FU issued 40610892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntMult 4 0.05% 58.81% # Type of FU issued 40710892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntDiv 1 0.01% 58.82% # Type of FU issued 40810892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatAdd 2 0.02% 58.84% # Type of FU issued 40910892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatCmp 0 0.00% 58.84% # Type of FU issued 41010892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatCvt 0 0.00% 58.84% # Type of FU issued 41110892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatMult 0 0.00% 58.84% # Type of FU issued 41210892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatDiv 0 0.00% 58.84% # Type of FU issued 41310892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 58.84% # Type of FU issued 41410892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAdd 0 0.00% 58.84% # Type of FU issued 41510892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 58.84% # Type of FU issued 41610892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAlu 0 0.00% 58.84% # Type of FU issued 41710892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdCmp 0 0.00% 58.84% # Type of FU issued 41810892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdCvt 0 0.00% 58.84% # Type of FU issued 41910892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMisc 0 0.00% 58.84% # Type of FU issued 42010892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMult 0 0.00% 58.84% # Type of FU issued 42110892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 58.84% # Type of FU issued 42210892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdShift 0 0.00% 58.84% # Type of FU issued 42310892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 58.84% # Type of FU issued 42410892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 58.84% # Type of FU issued 42510892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 58.84% # Type of FU issued 42610892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 58.84% # Type of FU issued 42710892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 58.84% # Type of FU issued 42810892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 58.84% # Type of FU issued 42910892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 58.84% # Type of FU issued 43010892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 58.84% # Type of FU issued 43110892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 58.84% # Type of FU issued 43210892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 58.84% # Type of FU issued 43310892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 58.84% # Type of FU issued 43410892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::MemRead 2319 28.15% 87.00% # Type of FU issued 43510892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::MemWrite 1071 13.00% 100.00% # Type of FU issued 4368241SN/Asystem.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 4378241SN/Asystem.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 43810892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::total 8237 # Type of FU issued 43910892Sandreas.hansson@arm.comsystem.cpu.iq.rate 0.183833 # Inst issue rate 44010726Sandreas.hansson@arm.comsystem.cpu.iq.fu_busy_cnt 196 # FU busy when requested 44110892Sandreas.hansson@arm.comsystem.cpu.iq.fu_busy_rate 0.023795 # FU busy rate (busy events/executed inst) 44210892Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_reads 31205 # Number of integer instruction queue reads 44310892Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_writes 13056 # Number of integer instruction queue writes 44410892Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_wakeup_accesses 7426 # Number of integer instruction queue wakeup accesses 4458428SN/Asystem.cpu.iq.fp_inst_queue_reads 4 # Number of floating instruction queue reads 4468428SN/Asystem.cpu.iq.fp_inst_queue_writes 2 # Number of floating instruction queue writes 4478428SN/Asystem.cpu.iq.fp_inst_queue_wakeup_accesses 2 # Number of floating instruction queue wakeup accesses 44810892Sandreas.hansson@arm.comsystem.cpu.iq.int_alu_accesses 8431 # Number of integer alu accesses 4498428SN/Asystem.cpu.iq.fp_alu_accesses 2 # Number of floating point alu accesses 45010892Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.forwLoads 83 # Number of loads that had data forwarded from stores 4518428SN/Asystem.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 45210892Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.squashedLoads 1371 # Number of loads squashed 45310488Snilay@cs.wisc.edusystem.cpu.iew.lsq.thread0.ignoredResponses 7 # Number of memory responses ignored because the instruction is squashed 45410242Ssteve.reinhardt@amd.comsystem.cpu.iew.lsq.thread0.memOrderViolation 10 # Number of memory ordering violations 45510892Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.squashedStores 268 # Number of stores squashed 4568428SN/Asystem.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 4578428SN/Asystem.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 4588428SN/Asystem.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled 45910726Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.cacheBlocked 23 # Number of times an access to memory failed due to the cache being blocked 4608428SN/Asystem.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 46110892Sandreas.hansson@arm.comsystem.cpu.iew.iewSquashCycles 397 # Number of cycles IEW is squashing 46210892Sandreas.hansson@arm.comsystem.cpu.iew.iewBlockCycles 472 # Number of cycles IEW is blocking 46310892Sandreas.hansson@arm.comsystem.cpu.iew.iewUnblockCycles 7 # Number of cycles IEW is unblocking 46410892Sandreas.hansson@arm.comsystem.cpu.iew.iewDispatchedInsts 10561 # Number of instructions dispatched to IQ 46510892Sandreas.hansson@arm.comsystem.cpu.iew.iewDispSquashedInsts 155 # Number of squashed instructions skipped by dispatch 46610892Sandreas.hansson@arm.comsystem.cpu.iew.iewDispLoadInsts 2503 # Number of dispatched load instructions 46710892Sandreas.hansson@arm.comsystem.cpu.iew.iewDispStoreInsts 1169 # Number of dispatched store instructions 46810488Snilay@cs.wisc.edusystem.cpu.iew.iewDispNonSpecInsts 11 # Number of dispatched non-speculative instructions 46910352Sandreas.hansson@arm.comsystem.cpu.iew.iewIQFullEvents 0 # Number of times the IQ has become full, causing a stall 47010892Sandreas.hansson@arm.comsystem.cpu.iew.iewLSQFullEvents 9 # Number of times the LSQ has become full, causing a stall 47110242Ssteve.reinhardt@amd.comsystem.cpu.iew.memOrderViolationEvents 10 # Number of memory order violations 47210892Sandreas.hansson@arm.comsystem.cpu.iew.predictedTakenIncorrect 98 # Number of branches that were predicted taken incorrectly 47310892Sandreas.hansson@arm.comsystem.cpu.iew.predictedNotTakenIncorrect 354 # Number of branches that were predicted not taken incorrectly 47410892Sandreas.hansson@arm.comsystem.cpu.iew.branchMispredicts 452 # Number of branch mispredicts detected at execute 47510892Sandreas.hansson@arm.comsystem.cpu.iew.iewExecutedInsts 7898 # Number of executed instructions 47610892Sandreas.hansson@arm.comsystem.cpu.iew.iewExecLoadInsts 2175 # Number of load instructions executed 47710892Sandreas.hansson@arm.comsystem.cpu.iew.iewExecSquashedInsts 339 # Number of squashed instructions skipped in execute 4788428SN/Asystem.cpu.iew.exec_swp 0 # number of swp insts executed 47910892Sandreas.hansson@arm.comsystem.cpu.iew.exec_nop 1543 # number of nop insts executed 48010892Sandreas.hansson@arm.comsystem.cpu.iew.exec_refs 3228 # number of memory reference insts executed 48110892Sandreas.hansson@arm.comsystem.cpu.iew.exec_branches 1368 # Number of branches executed 48210892Sandreas.hansson@arm.comsystem.cpu.iew.exec_stores 1053 # Number of stores executed 48310892Sandreas.hansson@arm.comsystem.cpu.iew.exec_rate 0.176267 # Inst execution rate 48410892Sandreas.hansson@arm.comsystem.cpu.iew.wb_sent 7529 # cumulative count of insts sent to commit 48510892Sandreas.hansson@arm.comsystem.cpu.iew.wb_count 7428 # cumulative count of insts written-back 48610892Sandreas.hansson@arm.comsystem.cpu.iew.wb_producers 2859 # num instructions producing a value 48710892Sandreas.hansson@arm.comsystem.cpu.iew.wb_consumers 4251 # num instructions consuming a value 4888428SN/Asystem.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 48910892Sandreas.hansson@arm.comsystem.cpu.iew.wb_rate 0.165778 # insts written-back per cycle 49010892Sandreas.hansson@arm.comsystem.cpu.iew.wb_fanout 0.672548 # average fanout of values written-back 4918428SN/Asystem.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 49210892Sandreas.hansson@arm.comsystem.cpu.commit.commitSquashedInsts 4937 # The number of squashed insts skipped by commit 49310488Snilay@cs.wisc.edusystem.cpu.commit.commitNonSpecStalls 9 # The number of times commit has been forced to stall to communicate backwards 49410892Sandreas.hansson@arm.comsystem.cpu.commit.branchMispredicts 388 # The number of times a branch was mispredicted 49510892Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::samples 13632 # Number of insts commited each cycle 49610892Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::mean 0.412485 # Number of insts commited each cycle 49710892Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::stdev 1.223639 # Number of insts commited each cycle 4988428SN/Asystem.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 49910892Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::0 11448 83.98% 83.98% # Number of insts commited each cycle 50010892Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::1 886 6.50% 90.48% # Number of insts commited each cycle 50110892Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::2 511 3.75% 94.23% # Number of insts commited each cycle 50210892Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::3 255 1.87% 96.10% # Number of insts commited each cycle 50310892Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::4 161 1.18% 97.28% # Number of insts commited each cycle 50410892Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::5 164 1.20% 98.48% # Number of insts commited each cycle 50510892Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::6 65 0.48% 98.96% # Number of insts commited each cycle 50610892Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::7 40 0.29% 99.25% # Number of insts commited each cycle 50710892Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::8 102 0.75% 100.00% # Number of insts commited each cycle 5088428SN/Asystem.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 5098428SN/Asystem.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 5108428SN/Asystem.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 51110892Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::total 13632 # Number of insts commited each cycle 51210488Snilay@cs.wisc.edusystem.cpu.commit.committedInsts 5623 # Number of instructions committed 51310488Snilay@cs.wisc.edusystem.cpu.commit.committedOps 5623 # Number of ops (including micro ops) committed 5148428SN/Asystem.cpu.commit.swp_count 0 # Number of s/w prefetches committed 51510488Snilay@cs.wisc.edusystem.cpu.commit.refs 2033 # Number of memory references committed 51610488Snilay@cs.wisc.edusystem.cpu.commit.loads 1132 # Number of loads committed 5178428SN/Asystem.cpu.commit.membars 0 # Number of memory barriers committed 51810488Snilay@cs.wisc.edusystem.cpu.commit.branches 883 # Number of branches committed 5198428SN/Asystem.cpu.commit.fp_insts 2 # Number of committed floating point instructions. 52010488Snilay@cs.wisc.edusystem.cpu.commit.int_insts 4942 # Number of committed integer instructions. 52110488Snilay@cs.wisc.edusystem.cpu.commit.function_calls 85 # Number of function calls committed. 52210488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::No_OpClass 637 11.33% 11.33% # Class of committed instruction 52310488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::IntAlu 2949 52.45% 63.77% # Class of committed instruction 52410488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::IntMult 2 0.04% 63.81% # Class of committed instruction 52510488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::IntDiv 0 0.00% 63.81% # Class of committed instruction 52610488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::FloatAdd 2 0.04% 63.84% # Class of committed instruction 52710488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::FloatCmp 0 0.00% 63.84% # Class of committed instruction 52810488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::FloatCvt 0 0.00% 63.84% # Class of committed instruction 52910488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::FloatMult 0 0.00% 63.84% # Class of committed instruction 53010488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::FloatDiv 0 0.00% 63.84% # Class of committed instruction 53110488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::FloatSqrt 0 0.00% 63.84% # Class of committed instruction 53210488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::SimdAdd 0 0.00% 63.84% # Class of committed instruction 53310488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 63.84% # Class of committed instruction 53410488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::SimdAlu 0 0.00% 63.84% # Class of committed instruction 53510488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::SimdCmp 0 0.00% 63.84% # Class of committed instruction 53610488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::SimdCvt 0 0.00% 63.84% # Class of committed instruction 53710488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::SimdMisc 0 0.00% 63.84% # Class of committed instruction 53810488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::SimdMult 0 0.00% 63.84% # Class of committed instruction 53910488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 63.84% # Class of committed instruction 54010488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::SimdShift 0 0.00% 63.84% # Class of committed instruction 54110488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 63.84% # Class of committed instruction 54210488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::SimdSqrt 0 0.00% 63.84% # Class of committed instruction 54310488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 63.84% # Class of committed instruction 54410488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 63.84% # Class of committed instruction 54510488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 63.84% # Class of committed instruction 54610488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 63.84% # Class of committed instruction 54710488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 63.84% # Class of committed instruction 54810488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 63.84% # Class of committed instruction 54910488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 63.84% # Class of committed instruction 55010488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 63.84% # Class of committed instruction 55110488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 63.84% # Class of committed instruction 55210488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::MemRead 1132 20.13% 83.98% # Class of committed instruction 55310488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::MemWrite 901 16.02% 100.00% # Class of committed instruction 55410220Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 55510220Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 55610488Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::total 5623 # Class of committed instruction 55710892Sandreas.hansson@arm.comsystem.cpu.commit.bw_lim_events 102 # number cycles where commit BW limit reached 55810892Sandreas.hansson@arm.comsystem.cpu.rob.rob_reads 24077 # The number of ROB reads 55910892Sandreas.hansson@arm.comsystem.cpu.rob.rob_writes 22001 # The number of ROB writes 56010892Sandreas.hansson@arm.comsystem.cpu.timesIdled 266 # Number of times that the entire CPU went into an idle state and unscheduled itself 56110892Sandreas.hansson@arm.comsystem.cpu.idleCycles 30306 # Total number of cycles that the CPU has spent unscheduled due to idling 56210488Snilay@cs.wisc.edusystem.cpu.committedInsts 4986 # Number of Instructions Simulated 56310488Snilay@cs.wisc.edusystem.cpu.committedOps 4986 # Number of Ops (including micro ops) Simulated 56410892Sandreas.hansson@arm.comsystem.cpu.cpi 8.986562 # CPI: Cycles Per Instruction 56510892Sandreas.hansson@arm.comsystem.cpu.cpi_total 8.986562 # CPI: Total CPI of All Threads 56610892Sandreas.hansson@arm.comsystem.cpu.ipc 0.111277 # IPC: Instructions Per Cycle 56710892Sandreas.hansson@arm.comsystem.cpu.ipc_total 0.111277 # IPC: Total IPC of All Threads 56810892Sandreas.hansson@arm.comsystem.cpu.int_regfile_reads 10682 # number of integer regfile reads 56910892Sandreas.hansson@arm.comsystem.cpu.int_regfile_writes 5223 # number of integer regfile writes 5708428SN/Asystem.cpu.fp_regfile_reads 3 # number of floating regfile reads 5718428SN/Asystem.cpu.fp_regfile_writes 1 # number of floating regfile writes 57210892Sandreas.hansson@arm.comsystem.cpu.misc_regfile_reads 167 # number of misc regfile reads 57310628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.replacements 0 # number of replacements 57410892Sandreas.hansson@arm.comsystem.cpu.dcache.tags.tagsinuse 91.242537 # Cycle average of tags in use 57510892Sandreas.hansson@arm.comsystem.cpu.dcache.tags.total_refs 2427 # Total number of references to valid blocks. 57610628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.sampled_refs 141 # Sample count of references to valid blocks. 57710892Sandreas.hansson@arm.comsystem.cpu.dcache.tags.avg_refs 17.212766 # Average number of references to valid blocks. 57810628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 57910892Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_blocks::cpu.data 91.242537 # Average occupied blocks per requestor 58010892Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_percent::cpu.data 0.022276 # Average percentage of cache occupancy 58110892Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_percent::total 0.022276 # Average percentage of cache occupancy 58210628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_task_id_blocks::1024 141 # Occupied blocks per task id 58310892Sandreas.hansson@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::0 37 # Occupied blocks per task id 58410892Sandreas.hansson@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::1 104 # Occupied blocks per task id 58510628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_task_id_percent::1024 0.034424 # Percentage of cache occupancy per task id 58610892Sandreas.hansson@arm.comsystem.cpu.dcache.tags.tag_accesses 6025 # Number of tag accesses 58710892Sandreas.hansson@arm.comsystem.cpu.dcache.tags.data_accesses 6025 # Number of data accesses 58810892Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_hits::cpu.data 1871 # number of ReadReq hits 58910892Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_hits::total 1871 # number of ReadReq hits 59010726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_hits::cpu.data 556 # number of WriteReq hits 59110726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_hits::total 556 # number of WriteReq hits 59210892Sandreas.hansson@arm.comsystem.cpu.dcache.demand_hits::cpu.data 2427 # number of demand (read+write) hits 59310892Sandreas.hansson@arm.comsystem.cpu.dcache.demand_hits::total 2427 # number of demand (read+write) hits 59410892Sandreas.hansson@arm.comsystem.cpu.dcache.overall_hits::cpu.data 2427 # number of overall hits 59510892Sandreas.hansson@arm.comsystem.cpu.dcache.overall_hits::total 2427 # number of overall hits 59610892Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_misses::cpu.data 170 # number of ReadReq misses 59710892Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_misses::total 170 # number of ReadReq misses 59810726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_misses::cpu.data 345 # number of WriteReq misses 59910726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_misses::total 345 # number of WriteReq misses 60010892Sandreas.hansson@arm.comsystem.cpu.dcache.demand_misses::cpu.data 515 # number of demand (read+write) misses 60110892Sandreas.hansson@arm.comsystem.cpu.dcache.demand_misses::total 515 # number of demand (read+write) misses 60210892Sandreas.hansson@arm.comsystem.cpu.dcache.overall_misses::cpu.data 515 # number of overall misses 60310892Sandreas.hansson@arm.comsystem.cpu.dcache.overall_misses::total 515 # number of overall misses 60410892Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_latency::cpu.data 11738500 # number of ReadReq miss cycles 60510892Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_latency::total 11738500 # number of ReadReq miss cycles 60610892Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_latency::cpu.data 24073999 # number of WriteReq miss cycles 60710892Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_latency::total 24073999 # number of WriteReq miss cycles 60810892Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_latency::cpu.data 35812499 # number of demand (read+write) miss cycles 60910892Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_latency::total 35812499 # number of demand (read+write) miss cycles 61010892Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_latency::cpu.data 35812499 # number of overall miss cycles 61110892Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_latency::total 35812499 # number of overall miss cycles 61210892Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_accesses::cpu.data 2041 # number of ReadReq accesses(hits+misses) 61310892Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_accesses::total 2041 # number of ReadReq accesses(hits+misses) 61410628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_accesses::cpu.data 901 # number of WriteReq accesses(hits+misses) 61510628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_accesses::total 901 # number of WriteReq accesses(hits+misses) 61610892Sandreas.hansson@arm.comsystem.cpu.dcache.demand_accesses::cpu.data 2942 # number of demand (read+write) accesses 61710892Sandreas.hansson@arm.comsystem.cpu.dcache.demand_accesses::total 2942 # number of demand (read+write) accesses 61810892Sandreas.hansson@arm.comsystem.cpu.dcache.overall_accesses::cpu.data 2942 # number of overall (read+write) accesses 61910892Sandreas.hansson@arm.comsystem.cpu.dcache.overall_accesses::total 2942 # number of overall (read+write) accesses 62010892Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.083293 # miss rate for ReadReq accesses 62110892Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_rate::total 0.083293 # miss rate for ReadReq accesses 62210726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.382908 # miss rate for WriteReq accesses 62310726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_rate::total 0.382908 # miss rate for WriteReq accesses 62410892Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_rate::cpu.data 0.175051 # miss rate for demand accesses 62510892Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_rate::total 0.175051 # miss rate for demand accesses 62610892Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_rate::cpu.data 0.175051 # miss rate for overall accesses 62710892Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_rate::total 0.175051 # miss rate for overall accesses 62810892Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 69050 # average ReadReq miss latency 62910892Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::total 69050 # average ReadReq miss latency 63010892Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69779.707246 # average WriteReq miss latency 63110892Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::total 69779.707246 # average WriteReq miss latency 63210892Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_miss_latency::cpu.data 69538.833010 # average overall miss latency 63310892Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_miss_latency::total 69538.833010 # average overall miss latency 63410892Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_miss_latency::cpu.data 69538.833010 # average overall miss latency 63510892Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_miss_latency::total 69538.833010 # average overall miss latency 63610892Sandreas.hansson@arm.comsystem.cpu.dcache.blocked_cycles::no_mshrs 615 # number of cycles access was blocked 63710628Sandreas.hansson@arm.comsystem.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 63810628Sandreas.hansson@arm.comsystem.cpu.dcache.blocked::no_mshrs 11 # number of cycles access was blocked 63910628Sandreas.hansson@arm.comsystem.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 64010892Sandreas.hansson@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_mshrs 55.909091 # average number of cycles each access was blocked 64110628Sandreas.hansson@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 64210628Sandreas.hansson@arm.comsystem.cpu.dcache.fast_writes 0 # number of fast writes performed 64310628Sandreas.hansson@arm.comsystem.cpu.dcache.cache_copies 0 # number of cache copies performed 64410892Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::cpu.data 79 # number of ReadReq MSHR hits 64510892Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::total 79 # number of ReadReq MSHR hits 64610726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::cpu.data 295 # number of WriteReq MSHR hits 64710726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::total 295 # number of WriteReq MSHR hits 64810892Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_hits::cpu.data 374 # number of demand (read+write) MSHR hits 64910892Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_hits::total 374 # number of demand (read+write) MSHR hits 65010892Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_hits::cpu.data 374 # number of overall MSHR hits 65110892Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_hits::total 374 # number of overall MSHR hits 65210628Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 91 # number of ReadReq MSHR misses 65310628Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::total 91 # number of ReadReq MSHR misses 65410628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 50 # number of WriteReq MSHR misses 65510628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::total 50 # number of WriteReq MSHR misses 65610628Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_misses::cpu.data 141 # number of demand (read+write) MSHR misses 65710628Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_misses::total 141 # number of demand (read+write) MSHR misses 65810628Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_misses::cpu.data 141 # number of overall MSHR misses 65910628Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_misses::total 141 # number of overall MSHR misses 66010892Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7586500 # number of ReadReq MSHR miss cycles 66110892Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::total 7586500 # number of ReadReq MSHR miss cycles 66210892Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4094999 # number of WriteReq MSHR miss cycles 66310892Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::total 4094999 # number of WriteReq MSHR miss cycles 66410892Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 11681499 # number of demand (read+write) MSHR miss cycles 66510892Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::total 11681499 # number of demand (read+write) MSHR miss cycles 66610892Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 11681499 # number of overall MSHR miss cycles 66710892Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::total 11681499 # number of overall MSHR miss cycles 66810892Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.044586 # mshr miss rate for ReadReq accesses 66910892Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::total 0.044586 # mshr miss rate for ReadReq accesses 67010628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.055494 # mshr miss rate for WriteReq accesses 67110628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::total 0.055494 # mshr miss rate for WriteReq accesses 67210892Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.047927 # mshr miss rate for demand accesses 67310892Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::total 0.047927 # mshr miss rate for demand accesses 67410892Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.047927 # mshr miss rate for overall accesses 67510892Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::total 0.047927 # mshr miss rate for overall accesses 67610892Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 83368.131868 # average ReadReq mshr miss latency 67710892Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83368.131868 # average ReadReq mshr miss latency 67810892Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 81899.980000 # average WriteReq mshr miss latency 67910892Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81899.980000 # average WriteReq mshr miss latency 68010892Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 82847.510638 # average overall mshr miss latency 68110892Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::total 82847.510638 # average overall mshr miss latency 68210892Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 82847.510638 # average overall mshr miss latency 68310892Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::total 82847.510638 # average overall mshr miss latency 68410628Sandreas.hansson@arm.comsystem.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 6859838Sandreas.hansson@arm.comsystem.cpu.icache.tags.replacements 17 # number of replacements 68610892Sandreas.hansson@arm.comsystem.cpu.icache.tags.tagsinuse 158.208729 # Cycle average of tags in use 68710892Sandreas.hansson@arm.comsystem.cpu.icache.tags.total_refs 1588 # Total number of references to valid blocks. 68810488Snilay@cs.wisc.edusystem.cpu.icache.tags.sampled_refs 333 # Sample count of references to valid blocks. 68910892Sandreas.hansson@arm.comsystem.cpu.icache.tags.avg_refs 4.768769 # Average number of references to valid blocks. 6909838Sandreas.hansson@arm.comsystem.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 69110892Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_blocks::cpu.inst 158.208729 # Average occupied blocks per requestor 69210892Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_percent::cpu.inst 0.077250 # Average percentage of cache occupancy 69310892Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_percent::total 0.077250 # Average percentage of cache occupancy 69410488Snilay@cs.wisc.edusystem.cpu.icache.tags.occ_task_id_blocks::1024 316 # Occupied blocks per task id 69510892Sandreas.hansson@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::0 145 # Occupied blocks per task id 69610892Sandreas.hansson@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::1 171 # Occupied blocks per task id 69710488Snilay@cs.wisc.edusystem.cpu.icache.tags.occ_task_id_percent::1024 0.154297 # Percentage of cache occupancy per task id 69810892Sandreas.hansson@arm.comsystem.cpu.icache.tags.tag_accesses 4413 # Number of tag accesses 69910892Sandreas.hansson@arm.comsystem.cpu.icache.tags.data_accesses 4413 # Number of data accesses 70010892Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_hits::cpu.inst 1588 # number of ReadReq hits 70110892Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_hits::total 1588 # number of ReadReq hits 70210892Sandreas.hansson@arm.comsystem.cpu.icache.demand_hits::cpu.inst 1588 # number of demand (read+write) hits 70310892Sandreas.hansson@arm.comsystem.cpu.icache.demand_hits::total 1588 # number of demand (read+write) hits 70410892Sandreas.hansson@arm.comsystem.cpu.icache.overall_hits::cpu.inst 1588 # number of overall hits 70510892Sandreas.hansson@arm.comsystem.cpu.icache.overall_hits::total 1588 # number of overall hits 70610892Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_misses::cpu.inst 452 # number of ReadReq misses 70710892Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_misses::total 452 # number of ReadReq misses 70810892Sandreas.hansson@arm.comsystem.cpu.icache.demand_misses::cpu.inst 452 # number of demand (read+write) misses 70910892Sandreas.hansson@arm.comsystem.cpu.icache.demand_misses::total 452 # number of demand (read+write) misses 71010892Sandreas.hansson@arm.comsystem.cpu.icache.overall_misses::cpu.inst 452 # number of overall misses 71110892Sandreas.hansson@arm.comsystem.cpu.icache.overall_misses::total 452 # number of overall misses 71210892Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_latency::cpu.inst 33055000 # number of ReadReq miss cycles 71310892Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_latency::total 33055000 # number of ReadReq miss cycles 71410892Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_latency::cpu.inst 33055000 # number of demand (read+write) miss cycles 71510892Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_latency::total 33055000 # number of demand (read+write) miss cycles 71610892Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_latency::cpu.inst 33055000 # number of overall miss cycles 71710892Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_latency::total 33055000 # number of overall miss cycles 71810892Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_accesses::cpu.inst 2040 # number of ReadReq accesses(hits+misses) 71910892Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_accesses::total 2040 # number of ReadReq accesses(hits+misses) 72010892Sandreas.hansson@arm.comsystem.cpu.icache.demand_accesses::cpu.inst 2040 # number of demand (read+write) accesses 72110892Sandreas.hansson@arm.comsystem.cpu.icache.demand_accesses::total 2040 # number of demand (read+write) accesses 72210892Sandreas.hansson@arm.comsystem.cpu.icache.overall_accesses::cpu.inst 2040 # number of overall (read+write) accesses 72310892Sandreas.hansson@arm.comsystem.cpu.icache.overall_accesses::total 2040 # number of overall (read+write) accesses 72410892Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.221569 # miss rate for ReadReq accesses 72510892Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_rate::total 0.221569 # miss rate for ReadReq accesses 72610892Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_rate::cpu.inst 0.221569 # miss rate for demand accesses 72710892Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_rate::total 0.221569 # miss rate for demand accesses 72810892Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_rate::cpu.inst 0.221569 # miss rate for overall accesses 72910892Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_rate::total 0.221569 # miss rate for overall accesses 73010892Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 73130.530973 # average ReadReq miss latency 73110892Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::total 73130.530973 # average ReadReq miss latency 73210892Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_miss_latency::cpu.inst 73130.530973 # average overall miss latency 73310892Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_miss_latency::total 73130.530973 # average overall miss latency 73410892Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_miss_latency::cpu.inst 73130.530973 # average overall miss latency 73510892Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_miss_latency::total 73130.530973 # average overall miss latency 73610488Snilay@cs.wisc.edusystem.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 7378428SN/Asystem.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 73810488Snilay@cs.wisc.edusystem.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 7398428SN/Asystem.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 74010488Snilay@cs.wisc.edusystem.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 7418983Snate@binkert.orgsystem.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 7428428SN/Asystem.cpu.icache.fast_writes 0 # number of fast writes performed 7438428SN/Asystem.cpu.icache.cache_copies 0 # number of cache copies performed 74410892Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_hits::cpu.inst 119 # number of ReadReq MSHR hits 74510892Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_hits::total 119 # number of ReadReq MSHR hits 74610892Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_hits::cpu.inst 119 # number of demand (read+write) MSHR hits 74710892Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_hits::total 119 # number of demand (read+write) MSHR hits 74810892Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_hits::cpu.inst 119 # number of overall MSHR hits 74910892Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_hits::total 119 # number of overall MSHR hits 75010488Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 333 # number of ReadReq MSHR misses 75110488Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_misses::total 333 # number of ReadReq MSHR misses 75210488Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_misses::cpu.inst 333 # number of demand (read+write) MSHR misses 75310488Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_misses::total 333 # number of demand (read+write) MSHR misses 75410488Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_misses::cpu.inst 333 # number of overall MSHR misses 75510488Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_misses::total 333 # number of overall MSHR misses 75610892Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 25884000 # number of ReadReq MSHR miss cycles 75710892Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::total 25884000 # number of ReadReq MSHR miss cycles 75810892Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 25884000 # number of demand (read+write) MSHR miss cycles 75910892Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_latency::total 25884000 # number of demand (read+write) MSHR miss cycles 76010892Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 25884000 # number of overall MSHR miss cycles 76110892Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_latency::total 25884000 # number of overall MSHR miss cycles 76210892Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.163235 # mshr miss rate for ReadReq accesses 76310892Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::total 0.163235 # mshr miss rate for ReadReq accesses 76410892Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.163235 # mshr miss rate for demand accesses 76510892Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_rate::total 0.163235 # mshr miss rate for demand accesses 76610892Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.163235 # mshr miss rate for overall accesses 76710892Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_rate::total 0.163235 # mshr miss rate for overall accesses 76810892Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77729.729730 # average ReadReq mshr miss latency 76910892Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77729.729730 # average ReadReq mshr miss latency 77010892Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77729.729730 # average overall mshr miss latency 77110892Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::total 77729.729730 # average overall mshr miss latency 77210892Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77729.729730 # average overall mshr miss latency 77310892Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::total 77729.729730 # average overall mshr miss latency 7748428SN/Asystem.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 7759838Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.replacements 0 # number of replacements 77610892Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.tagsinuse 218.239575 # Cycle average of tags in use 77710892Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.total_refs 20 # Total number of references to valid blocks. 77810488Snilay@cs.wisc.edusystem.cpu.l2cache.tags.sampled_refs 421 # Sample count of references to valid blocks. 77910892Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.avg_refs 0.047506 # Average number of references to valid blocks. 7809838Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 78110892Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.inst 160.142310 # Average occupied blocks per requestor 78210892Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.data 58.097265 # Average occupied blocks per requestor 78310892Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.inst 0.004887 # Average percentage of cache occupancy 78410892Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.data 0.001773 # Average percentage of cache occupancy 78510892Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::total 0.006660 # Average percentage of cache occupancy 78610488Snilay@cs.wisc.edusystem.cpu.l2cache.tags.occ_task_id_blocks::1024 421 # Occupied blocks per task id 78710892Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::0 184 # Occupied blocks per task id 78810892Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::1 237 # Occupied blocks per task id 78910488Snilay@cs.wisc.edusystem.cpu.l2cache.tags.occ_task_id_percent::1024 0.012848 # Percentage of cache occupancy per task id 79010892Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.tag_accesses 4399 # Number of tag accesses 79110892Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.data_accesses 4399 # Number of data accesses 79210892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_hits::cpu.inst 3 # number of ReadCleanReq hits 79310892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_hits::total 3 # number of ReadCleanReq hits 7949348SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_hits::cpu.inst 3 # number of demand (read+write) hits 7959348SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_hits::total 3 # number of demand (read+write) hits 7969348SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_hits::cpu.inst 3 # number of overall hits 7979348SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_hits::total 3 # number of overall hits 79810488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_misses::cpu.data 50 # number of ReadExReq misses 79910488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_misses::total 50 # number of ReadExReq misses 80010892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_misses::cpu.inst 330 # number of ReadCleanReq misses 80110892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_misses::total 330 # number of ReadCleanReq misses 80210892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_misses::cpu.data 91 # number of ReadSharedReq misses 80310892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_misses::total 91 # number of ReadSharedReq misses 80410488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_misses::cpu.inst 330 # number of demand (read+write) misses 80510488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_misses::cpu.data 141 # number of demand (read+write) misses 80610488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_misses::total 471 # number of demand (read+write) misses 80710488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_misses::cpu.inst 330 # number of overall misses 80810488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_misses::cpu.data 141 # number of overall misses 80910488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_misses::total 471 # number of overall misses 81010892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4019000 # number of ReadExReq miss cycles 81110892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::total 4019000 # number of ReadExReq miss cycles 81210892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 25353000 # number of ReadCleanReq miss cycles 81310892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_latency::total 25353000 # number of ReadCleanReq miss cycles 81410892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 7446500 # number of ReadSharedReq miss cycles 81510892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_latency::total 7446500 # number of ReadSharedReq miss cycles 81610892Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.inst 25353000 # number of demand (read+write) miss cycles 81710892Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.data 11465500 # number of demand (read+write) miss cycles 81810892Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::total 36818500 # number of demand (read+write) miss cycles 81910892Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.inst 25353000 # number of overall miss cycles 82010892Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.data 11465500 # number of overall miss cycles 82110892Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::total 36818500 # number of overall miss cycles 82210488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_accesses::cpu.data 50 # number of ReadExReq accesses(hits+misses) 82310488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_accesses::total 50 # number of ReadExReq accesses(hits+misses) 82410892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 333 # number of ReadCleanReq accesses(hits+misses) 82510892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_accesses::total 333 # number of ReadCleanReq accesses(hits+misses) 82610892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_accesses::cpu.data 91 # number of ReadSharedReq accesses(hits+misses) 82710892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_accesses::total 91 # number of ReadSharedReq accesses(hits+misses) 82810488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_accesses::cpu.inst 333 # number of demand (read+write) accesses 82910488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_accesses::cpu.data 141 # number of demand (read+write) accesses 83010488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_accesses::total 474 # number of demand (read+write) accesses 83110488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_accesses::cpu.inst 333 # number of overall (read+write) accesses 83210488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_accesses::cpu.data 141 # number of overall (read+write) accesses 83310488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_accesses::total 474 # number of overall (read+write) accesses 8349348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses 8359348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses 83610892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.990991 # miss rate for ReadCleanReq accesses 83710892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_rate::total 0.990991 # miss rate for ReadCleanReq accesses 83810892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 1 # miss rate for ReadSharedReq accesses 83910892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_rate::total 1 # miss rate for ReadSharedReq accesses 84010488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.990991 # miss rate for demand accesses 8419348SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses 84210488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_miss_rate::total 0.993671 # miss rate for demand accesses 84310488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.990991 # miss rate for overall accesses 8449348SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses 84510488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_miss_rate::total 0.993671 # miss rate for overall accesses 84610892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 80380 # average ReadExReq miss latency 84710892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::total 80380 # average ReadExReq miss latency 84810892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 76827.272727 # average ReadCleanReq miss latency 84910892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 76827.272727 # average ReadCleanReq miss latency 85010892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 81829.670330 # average ReadSharedReq miss latency 85110892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 81829.670330 # average ReadSharedReq miss latency 85210892Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76827.272727 # average overall miss latency 85310892Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 81315.602837 # average overall miss latency 85410892Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::total 78170.912951 # average overall miss latency 85510892Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76827.272727 # average overall miss latency 85610892Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 81315.602837 # average overall miss latency 85710892Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::total 78170.912951 # average overall miss latency 8589348SAli.Saidi@ARM.comsystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 8599348SAli.Saidi@ARM.comsystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 8609348SAli.Saidi@ARM.comsystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 8619348SAli.Saidi@ARM.comsystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 8629348SAli.Saidi@ARM.comsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 8639348SAli.Saidi@ARM.comsystem.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 8649348SAli.Saidi@ARM.comsystem.cpu.l2cache.fast_writes 0 # number of fast writes performed 8659348SAli.Saidi@ARM.comsystem.cpu.l2cache.cache_copies 0 # number of cache copies performed 86610488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 50 # number of ReadExReq MSHR misses 86710488Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_misses::total 50 # number of ReadExReq MSHR misses 86810892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 330 # number of ReadCleanReq MSHR misses 86910892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_misses::total 330 # number of ReadCleanReq MSHR misses 87010892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 91 # number of ReadSharedReq MSHR misses 87110892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_misses::total 91 # number of ReadSharedReq MSHR misses 87210488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_misses::cpu.inst 330 # number of demand (read+write) MSHR misses 87310488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_misses::cpu.data 141 # number of demand (read+write) MSHR misses 87410488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_misses::total 471 # number of demand (read+write) MSHR misses 87510488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_misses::cpu.inst 330 # number of overall MSHR misses 87610488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_misses::cpu.data 141 # number of overall MSHR misses 87710488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_misses::total 471 # number of overall MSHR misses 87810892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3519000 # number of ReadExReq MSHR miss cycles 87910892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3519000 # number of ReadExReq MSHR miss cycles 88010892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 22053000 # number of ReadCleanReq MSHR miss cycles 88110892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 22053000 # number of ReadCleanReq MSHR miss cycles 88210892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 6536500 # number of ReadSharedReq MSHR miss cycles 88310892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 6536500 # number of ReadSharedReq MSHR miss cycles 88410892Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 22053000 # number of demand (read+write) MSHR miss cycles 88510892Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 10055500 # number of demand (read+write) MSHR miss cycles 88610892Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::total 32108500 # number of demand (read+write) MSHR miss cycles 88710892Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 22053000 # number of overall MSHR miss cycles 88810892Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 10055500 # number of overall MSHR miss cycles 88910892Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::total 32108500 # number of overall MSHR miss cycles 8909348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses 8919348SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses 89210892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.990991 # mshr miss rate for ReadCleanReq accesses 89310892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.990991 # mshr miss rate for ReadCleanReq accesses 89410892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadSharedReq accesses 89510892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 1 # mshr miss rate for ReadSharedReq accesses 89610488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.990991 # mshr miss rate for demand accesses 8979348SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses 89810488Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_miss_rate::total 0.993671 # mshr miss rate for demand accesses 89910488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.990991 # mshr miss rate for overall accesses 9009348SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses 90110488Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_miss_rate::total 0.993671 # mshr miss rate for overall accesses 90210892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 70380 # average ReadExReq mshr miss latency 90310892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 70380 # average ReadExReq mshr miss latency 90410892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66827.272727 # average ReadCleanReq mshr miss latency 90510892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 66827.272727 # average ReadCleanReq mshr miss latency 90610892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71829.670330 # average ReadSharedReq mshr miss latency 90710892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71829.670330 # average ReadSharedReq mshr miss latency 90810892Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 66827.272727 # average overall mshr miss latency 90910892Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 71315.602837 # average overall mshr miss latency 91010892Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::total 68170.912951 # average overall mshr miss latency 91110892Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 66827.272727 # average overall mshr miss latency 91210892Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 71315.602837 # average overall mshr miss latency 91310892Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::total 68170.912951 # average overall mshr miss latency 9149348SAli.Saidi@ARM.comsystem.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 91510628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadResp 424 # Transaction distribution 91610892Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::CleanEvict 17 # Transaction distribution 91710628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExReq 50 # Transaction distribution 91810628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExResp 50 # Transaction distribution 91910892Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadCleanReq 333 # Transaction distribution 92010892Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadSharedReq 91 # Transaction distribution 92110892Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 683 # Packet count per connected master and slave (bytes) 92210628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 282 # Packet count per connected master and slave (bytes) 92310892Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count::total 965 # Packet count per connected master and slave (bytes) 92410628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 21312 # Cumulative packet size per connected master and slave (bytes) 92510628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9024 # Cumulative packet size per connected master and slave (bytes) 92610628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_size::total 30336 # Cumulative packet size per connected master and slave (bytes) 92710628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoops 0 # Total snoops (count) 92810892Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::samples 491 # Request fanout histogram 92910628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram 93010628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram 93110628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 93210628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 93310892Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::1 491 100.00% 100.00% # Request fanout histogram 93410628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 93510628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 93610628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram 93710628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram 93810892Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::total 491 # Request fanout histogram 93910892Sandreas.hansson@arm.comsystem.cpu.toL2Bus.reqLayer0.occupancy 245500 # Layer occupancy (ticks) 94010892Sandreas.hansson@arm.comsystem.cpu.toL2Bus.reqLayer0.utilization 1.1 # Layer utilization (%) 94110892Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer0.occupancy 499500 # Layer occupancy (ticks) 94210892Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer0.utilization 2.2 # Layer utilization (%) 94310892Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer1.occupancy 211500 # Layer occupancy (ticks) 94410892Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer1.utilization 0.9 # Layer utilization (%) 94510628Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadResp 421 # Transaction distribution 94610628Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExReq 50 # Transaction distribution 94710628Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExResp 50 # Transaction distribution 94810892Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadSharedReq 421 # Transaction distribution 94910628Sandreas.hansson@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 942 # Packet count per connected master and slave (bytes) 95010628Sandreas.hansson@arm.comsystem.membus.pkt_count::total 942 # Packet count per connected master and slave (bytes) 95110628Sandreas.hansson@arm.comsystem.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30144 # Cumulative packet size per connected master and slave (bytes) 95210628Sandreas.hansson@arm.comsystem.membus.pkt_size::total 30144 # Cumulative packet size per connected master and slave (bytes) 95310628Sandreas.hansson@arm.comsystem.membus.snoops 0 # Total snoops (count) 95410628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::samples 471 # Request fanout histogram 95510628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::mean 0 # Request fanout histogram 95610628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::stdev 0 # Request fanout histogram 95710628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 95810628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::0 471 100.00% 100.00% # Request fanout histogram 95910628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 96010628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 96110628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::min_value 0 # Request fanout histogram 96210628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::max_value 0 # Request fanout histogram 96310628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::total 471 # Request fanout histogram 96410892Sandreas.hansson@arm.comsystem.membus.reqLayer0.occupancy 582000 # Layer occupancy (ticks) 96510726Sandreas.hansson@arm.comsystem.membus.reqLayer0.utilization 2.6 # Layer utilization (%) 96610892Sandreas.hansson@arm.comsystem.membus.respLayer1.occupancy 2503500 # Layer occupancy (ticks) 96710892Sandreas.hansson@arm.comsystem.membus.respLayer1.utilization 11.2 # Layer utilization (%) 9686039SN/A 9696039SN/A---------- End Simulation Statistics ---------- 970