stats.txt revision 7860
1 2---------- Begin Simulation Statistics ---------- 3host_inst_rate 59213 # Simulator instruction rate (inst/s) 4host_mem_usage 247916 # Number of bytes of host memory used 5host_seconds 0.10 # Real time elapsed on the host 6host_tick_rate 108401013 # Simulator tick rate (ticks/s) 7sim_freq 1000000000000 # Frequency of simulated ticks 8sim_insts 5620 # Number of instructions simulated 9sim_seconds 0.000010 # Number of seconds simulated 10sim_ticks 10317500 # Number of ticks simulated 11system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 12system.cpu.BPredUnit.BTBHits 790 # Number of BTB hits 13system.cpu.BPredUnit.BTBLookups 2144 # Number of BTB lookups 14system.cpu.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions. 15system.cpu.BPredUnit.condIncorrect 348 # Number of conditional branches incorrect 16system.cpu.BPredUnit.condPredicted 2189 # Number of conditional branches predicted 17system.cpu.BPredUnit.lookups 2189 # Number of BP lookups 18system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target. 19system.cpu.commit.COM:branches 840 # Number of branches committed 20system.cpu.commit.COM:bw_lim_events 69 # number cycles where commit BW limit reached 21system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits 22system.cpu.commit.COM:committed_per_cycle::samples 10656 # Number of insts commited each cycle 23system.cpu.commit.COM:committed_per_cycle::mean 0.527402 # Number of insts commited each cycle 24system.cpu.commit.COM:committed_per_cycle::stdev 1.275771 # Number of insts commited each cycle 25system.cpu.commit.COM:committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 26system.cpu.commit.COM:committed_per_cycle::0 8217 77.11% 77.11% # Number of insts commited each cycle 27system.cpu.commit.COM:committed_per_cycle::1 1132 10.62% 87.73% # Number of insts commited each cycle 28system.cpu.commit.COM:committed_per_cycle::2 525 4.93% 92.66% # Number of insts commited each cycle 29system.cpu.commit.COM:committed_per_cycle::3 313 2.94% 95.60% # Number of insts commited each cycle 30system.cpu.commit.COM:committed_per_cycle::4 174 1.63% 97.23% # Number of insts commited each cycle 31system.cpu.commit.COM:committed_per_cycle::5 143 1.34% 98.57% # Number of insts commited each cycle 32system.cpu.commit.COM:committed_per_cycle::6 45 0.42% 99.00% # Number of insts commited each cycle 33system.cpu.commit.COM:committed_per_cycle::7 38 0.36% 99.35% # Number of insts commited each cycle 34system.cpu.commit.COM:committed_per_cycle::8 69 0.65% 100.00% # Number of insts commited each cycle 35system.cpu.commit.COM:committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 36system.cpu.commit.COM:committed_per_cycle::min_value 0 # Number of insts commited each cycle 37system.cpu.commit.COM:committed_per_cycle::max_value 8 # Number of insts commited each cycle 38system.cpu.commit.COM:committed_per_cycle::total 10656 # Number of insts commited each cycle 39system.cpu.commit.COM:count 5620 # Number of instructions committed 40system.cpu.commit.COM:loads 1207 # Number of loads committed 41system.cpu.commit.COM:membars 0 # Number of memory barriers committed 42system.cpu.commit.COM:refs 2145 # Number of memory references committed 43system.cpu.commit.COM:swp_count 0 # Number of s/w prefetches committed 44system.cpu.commit.branchMispredicts 548 # The number of times a branch was mispredicted 45system.cpu.commit.commitCommittedInsts 5620 # The number of committed instructions 46system.cpu.commit.commitNonSpecStalls 1 # The number of times commit has been forced to stall to communicate backwards 47system.cpu.commit.commitSquashedInsts 6019 # The number of squashed insts skipped by commit 48system.cpu.committedInsts 5620 # Number of Instructions Simulated 49system.cpu.committedInsts_total 5620 # Number of Instructions Simulated 50system.cpu.cpi 3.671886 # CPI: Cycles Per Instruction 51system.cpu.cpi_total 3.671886 # CPI: Total CPI of All Threads 52system.cpu.dcache.ReadReq_accesses 1812 # number of ReadReq accesses(hits+misses) 53system.cpu.dcache.ReadReq_avg_miss_latency 32038.043478 # average ReadReq miss latency 54system.cpu.dcache.ReadReq_avg_mshr_miss_latency 29730.088496 # average ReadReq mshr miss latency 55system.cpu.dcache.ReadReq_hits 1628 # number of ReadReq hits 56system.cpu.dcache.ReadReq_miss_latency 5895000 # number of ReadReq miss cycles 57system.cpu.dcache.ReadReq_miss_rate 0.101545 # miss rate for ReadReq accesses 58system.cpu.dcache.ReadReq_misses 184 # number of ReadReq misses 59system.cpu.dcache.ReadReq_mshr_hits 71 # number of ReadReq MSHR hits 60system.cpu.dcache.ReadReq_mshr_miss_latency 3359500 # number of ReadReq MSHR miss cycles 61system.cpu.dcache.ReadReq_mshr_miss_rate 0.062362 # mshr miss rate for ReadReq accesses 62system.cpu.dcache.ReadReq_mshr_misses 113 # number of ReadReq MSHR misses 63system.cpu.dcache.WriteReq_accesses 924 # number of WriteReq accesses(hits+misses) 64system.cpu.dcache.WriteReq_avg_miss_latency 35706.185567 # average WriteReq miss latency 65system.cpu.dcache.WriteReq_avg_mshr_miss_latency 36109.756098 # average WriteReq mshr miss latency 66system.cpu.dcache.WriteReq_hits 633 # number of WriteReq hits 67system.cpu.dcache.WriteReq_miss_latency 10390500 # number of WriteReq miss cycles 68system.cpu.dcache.WriteReq_miss_rate 0.314935 # miss rate for WriteReq accesses 69system.cpu.dcache.WriteReq_misses 291 # number of WriteReq misses 70system.cpu.dcache.WriteReq_mshr_hits 250 # number of WriteReq MSHR hits 71system.cpu.dcache.WriteReq_mshr_miss_latency 1480500 # number of WriteReq MSHR miss cycles 72system.cpu.dcache.WriteReq_mshr_miss_rate 0.044372 # mshr miss rate for WriteReq accesses 73system.cpu.dcache.WriteReq_mshr_misses 41 # number of WriteReq MSHR misses 74system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked 75system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked 76system.cpu.dcache.avg_refs 14.681818 # Average number of references to valid blocks. 77system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 78system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 79system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 80system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 81system.cpu.dcache.cache_copies 0 # number of cache copies performed 82system.cpu.dcache.demand_accesses 2736 # number of demand (read+write) accesses 83system.cpu.dcache.demand_avg_miss_latency 34285.263158 # average overall miss latency 84system.cpu.dcache.demand_avg_mshr_miss_latency 31428.571429 # average overall mshr miss latency 85system.cpu.dcache.demand_hits 2261 # number of demand (read+write) hits 86system.cpu.dcache.demand_miss_latency 16285500 # number of demand (read+write) miss cycles 87system.cpu.dcache.demand_miss_rate 0.173611 # miss rate for demand accesses 88system.cpu.dcache.demand_misses 475 # number of demand (read+write) misses 89system.cpu.dcache.demand_mshr_hits 321 # number of demand (read+write) MSHR hits 90system.cpu.dcache.demand_mshr_miss_latency 4840000 # number of demand (read+write) MSHR miss cycles 91system.cpu.dcache.demand_mshr_miss_rate 0.056287 # mshr miss rate for demand accesses 92system.cpu.dcache.demand_mshr_misses 154 # number of demand (read+write) MSHR misses 93system.cpu.dcache.fast_writes 0 # number of fast writes performed 94system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated 95system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 96system.cpu.dcache.occ_%::0 0.022828 # Average percentage of cache occupancy 97system.cpu.dcache.occ_blocks::0 93.502986 # Average occupied blocks per context 98system.cpu.dcache.overall_accesses 2736 # number of overall (read+write) accesses 99system.cpu.dcache.overall_avg_miss_latency 34285.263158 # average overall miss latency 100system.cpu.dcache.overall_avg_mshr_miss_latency 31428.571429 # average overall mshr miss latency 101system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency 102system.cpu.dcache.overall_hits 2261 # number of overall hits 103system.cpu.dcache.overall_miss_latency 16285500 # number of overall miss cycles 104system.cpu.dcache.overall_miss_rate 0.173611 # miss rate for overall accesses 105system.cpu.dcache.overall_misses 475 # number of overall misses 106system.cpu.dcache.overall_mshr_hits 321 # number of overall MSHR hits 107system.cpu.dcache.overall_mshr_miss_latency 4840000 # number of overall MSHR miss cycles 108system.cpu.dcache.overall_mshr_miss_rate 0.056287 # mshr miss rate for overall accesses 109system.cpu.dcache.overall_mshr_misses 154 # number of overall MSHR misses 110system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles 111system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses 112system.cpu.dcache.replacements 0 # number of replacements 113system.cpu.dcache.sampled_refs 154 # Sample count of references to valid blocks. 114system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions 115system.cpu.dcache.tagsinuse 93.502986 # Cycle average of tags in use 116system.cpu.dcache.total_refs 2261 # Total number of references to valid blocks. 117system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 118system.cpu.dcache.writebacks 0 # number of writebacks 119system.cpu.decode.DECODE:BlockedCycles 805 # Number of cycles decode is blocked 120system.cpu.decode.DECODE:DecodedInsts 14956 # Number of instructions handled by decode 121system.cpu.decode.DECODE:IdleCycles 7320 # Number of cycles decode is idle 122system.cpu.decode.DECODE:RunCycles 2481 # Number of cycles decode is running 123system.cpu.decode.DECODE:SquashCycles 1162 # Number of cycles decode is squashing 124system.cpu.decode.DECODE:UnblockCycles 50 # Number of cycles decode is unblocking 125system.cpu.dtb.accesses 0 # DTB accesses 126system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 127system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 128system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB 129system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed 130system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 131system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 132system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 133system.cpu.dtb.hits 0 # DTB hits 134system.cpu.dtb.inst_accesses 0 # ITB inst accesses 135system.cpu.dtb.inst_hits 0 # ITB inst hits 136system.cpu.dtb.inst_misses 0 # ITB inst misses 137system.cpu.dtb.misses 0 # DTB misses 138system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions 139system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch 140system.cpu.dtb.read_accesses 0 # DTB read accesses 141system.cpu.dtb.read_hits 0 # DTB read hits 142system.cpu.dtb.read_misses 0 # DTB read misses 143system.cpu.dtb.write_accesses 0 # DTB write accesses 144system.cpu.dtb.write_hits 0 # DTB write hits 145system.cpu.dtb.write_misses 0 # DTB write misses 146system.cpu.fetch.Branches 2189 # Number of branches that fetch encountered 147system.cpu.fetch.CacheLines 1675 # Number of cache lines fetched 148system.cpu.fetch.Cycles 2612 # Number of cycles fetch has run and was not squashing or blocked 149system.cpu.fetch.IcacheSquashes 323 # Number of outstanding Icache misses that were squashed 150system.cpu.fetch.Insts 12619 # Number of instructions fetch has processed 151system.cpu.fetch.MiscStallCycles 44 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 152system.cpu.fetch.SquashCycles 583 # Number of cycles fetch has spent squashing 153system.cpu.fetch.branchRate 0.106077 # Number of branch fetches per cycle 154system.cpu.fetch.icacheStallCycles 1675 # Number of cycles fetch is stalled on an Icache miss 155system.cpu.fetch.predictedBranches 790 # Number of branches that fetch has predicted taken 156system.cpu.fetch.rate 0.611504 # Number of inst fetches per cycle 157system.cpu.fetch.rateDist::samples 11818 # Number of instructions fetched each cycle (Total) 158system.cpu.fetch.rateDist::mean 1.321713 # Number of instructions fetched each cycle (Total) 159system.cpu.fetch.rateDist::stdev 2.741660 # Number of instructions fetched each cycle (Total) 160system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 161system.cpu.fetch.rateDist::0 9206 77.90% 77.90% # Number of instructions fetched each cycle (Total) 162system.cpu.fetch.rateDist::1 206 1.74% 79.64% # Number of instructions fetched each cycle (Total) 163system.cpu.fetch.rateDist::2 151 1.28% 80.92% # Number of instructions fetched each cycle (Total) 164system.cpu.fetch.rateDist::3 211 1.79% 82.70% # Number of instructions fetched each cycle (Total) 165system.cpu.fetch.rateDist::4 193 1.63% 84.34% # Number of instructions fetched each cycle (Total) 166system.cpu.fetch.rateDist::5 242 2.05% 86.39% # Number of instructions fetched each cycle (Total) 167system.cpu.fetch.rateDist::6 136 1.15% 87.54% # Number of instructions fetched each cycle (Total) 168system.cpu.fetch.rateDist::7 103 0.87% 88.41% # Number of instructions fetched each cycle (Total) 169system.cpu.fetch.rateDist::8 1370 11.59% 100.00% # Number of instructions fetched each cycle (Total) 170system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 171system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 172system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 173system.cpu.fetch.rateDist::total 11818 # Number of instructions fetched each cycle (Total) 174system.cpu.icache.ReadReq_accesses 1675 # number of ReadReq accesses(hits+misses) 175system.cpu.icache.ReadReq_avg_miss_latency 34635.549872 # average ReadReq miss latency 176system.cpu.icache.ReadReq_avg_mshr_miss_latency 33596.573209 # average ReadReq mshr miss latency 177system.cpu.icache.ReadReq_hits 1284 # number of ReadReq hits 178system.cpu.icache.ReadReq_miss_latency 13542500 # number of ReadReq miss cycles 179system.cpu.icache.ReadReq_miss_rate 0.233433 # miss rate for ReadReq accesses 180system.cpu.icache.ReadReq_misses 391 # number of ReadReq misses 181system.cpu.icache.ReadReq_mshr_hits 70 # number of ReadReq MSHR hits 182system.cpu.icache.ReadReq_mshr_miss_latency 10784500 # number of ReadReq MSHR miss cycles 183system.cpu.icache.ReadReq_mshr_miss_rate 0.191642 # mshr miss rate for ReadReq accesses 184system.cpu.icache.ReadReq_mshr_misses 321 # number of ReadReq MSHR misses 185system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked 186system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked 187system.cpu.icache.avg_refs 4 # Average number of references to valid blocks. 188system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 189system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 190system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 191system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 192system.cpu.icache.cache_copies 0 # number of cache copies performed 193system.cpu.icache.demand_accesses 1675 # number of demand (read+write) accesses 194system.cpu.icache.demand_avg_miss_latency 34635.549872 # average overall miss latency 195system.cpu.icache.demand_avg_mshr_miss_latency 33596.573209 # average overall mshr miss latency 196system.cpu.icache.demand_hits 1284 # number of demand (read+write) hits 197system.cpu.icache.demand_miss_latency 13542500 # number of demand (read+write) miss cycles 198system.cpu.icache.demand_miss_rate 0.233433 # miss rate for demand accesses 199system.cpu.icache.demand_misses 391 # number of demand (read+write) misses 200system.cpu.icache.demand_mshr_hits 70 # number of demand (read+write) MSHR hits 201system.cpu.icache.demand_mshr_miss_latency 10784500 # number of demand (read+write) MSHR miss cycles 202system.cpu.icache.demand_mshr_miss_rate 0.191642 # mshr miss rate for demand accesses 203system.cpu.icache.demand_mshr_misses 321 # number of demand (read+write) MSHR misses 204system.cpu.icache.fast_writes 0 # number of fast writes performed 205system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated 206system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 207system.cpu.icache.occ_%::0 0.079518 # Average percentage of cache occupancy 208system.cpu.icache.occ_blocks::0 162.851965 # Average occupied blocks per context 209system.cpu.icache.overall_accesses 1675 # number of overall (read+write) accesses 210system.cpu.icache.overall_avg_miss_latency 34635.549872 # average overall miss latency 211system.cpu.icache.overall_avg_mshr_miss_latency 33596.573209 # average overall mshr miss latency 212system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency 213system.cpu.icache.overall_hits 1284 # number of overall hits 214system.cpu.icache.overall_miss_latency 13542500 # number of overall miss cycles 215system.cpu.icache.overall_miss_rate 0.233433 # miss rate for overall accesses 216system.cpu.icache.overall_misses 391 # number of overall misses 217system.cpu.icache.overall_mshr_hits 70 # number of overall MSHR hits 218system.cpu.icache.overall_mshr_miss_latency 10784500 # number of overall MSHR miss cycles 219system.cpu.icache.overall_mshr_miss_rate 0.191642 # mshr miss rate for overall accesses 220system.cpu.icache.overall_mshr_misses 321 # number of overall MSHR misses 221system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles 222system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses 223system.cpu.icache.replacements 5 # number of replacements 224system.cpu.icache.sampled_refs 321 # Sample count of references to valid blocks. 225system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions 226system.cpu.icache.tagsinuse 162.851965 # Cycle average of tags in use 227system.cpu.icache.total_refs 1284 # Total number of references to valid blocks. 228system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 229system.cpu.icache.writebacks 0 # number of writebacks 230system.cpu.idleCycles 8818 # Total number of cycles that the CPU has spent unscheduled due to idling 231system.cpu.iew.EXEC:branches 1306 # Number of branches executed 232system.cpu.iew.EXEC:nop 0 # number of nop insts executed 233system.cpu.iew.EXEC:rate 0.417184 # Inst execution rate 234system.cpu.iew.EXEC:refs 3129 # number of memory reference insts executed 235system.cpu.iew.EXEC:stores 1169 # Number of stores executed 236system.cpu.iew.EXEC:swp 0 # number of swp insts executed 237system.cpu.iew.WB:consumers 7928 # num instructions consuming a value 238system.cpu.iew.WB:count 7988 # cumulative count of insts written-back 239system.cpu.iew.WB:fanout 0.467709 # average fanout of values written-back 240system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ 241system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 242system.cpu.iew.WB:producers 3708 # num instructions producing a value 243system.cpu.iew.WB:rate 0.387091 # insts written-back per cycle 244system.cpu.iew.WB:sent 8290 # cumulative count of insts sent to commit 245system.cpu.iew.branchMispredicts 642 # Number of branch mispredicts detected at execute 246system.cpu.iew.iewBlockCycles 230 # Number of cycles IEW is blocking 247system.cpu.iew.iewDispLoadInsts 2545 # Number of dispatched load instructions 248system.cpu.iew.iewDispNonSpecInsts 2 # Number of dispatched non-speculative instructions 249system.cpu.iew.iewDispSquashedInsts 596 # Number of squashed instructions skipped by dispatch 250system.cpu.iew.iewDispStoreInsts 1646 # Number of dispatched store instructions 251system.cpu.iew.iewDispatchedInsts 11906 # Number of instructions dispatched to IQ 252system.cpu.iew.iewExecLoadInsts 1960 # Number of load instructions executed 253system.cpu.iew.iewExecSquashedInsts 475 # Number of squashed instructions skipped in execute 254system.cpu.iew.iewExecutedInsts 8609 # Number of executed instructions 255system.cpu.iew.iewIQFullEvents 20 # Number of times the IQ has become full, causing a stall 256system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 257system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall 258system.cpu.iew.iewSquashCycles 1162 # Number of cycles IEW is squashing 259system.cpu.iew.iewUnblockCycles 28 # Number of cycles IEW is unblocking 260system.cpu.iew.lsq.thread.0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 261system.cpu.iew.lsq.thread.0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked 262system.cpu.iew.lsq.thread.0.forwLoads 59 # Number of loads that had data forwarded from stores 263system.cpu.iew.lsq.thread.0.ignoredResponses 3 # Number of memory responses ignored because the instruction is squashed 264system.cpu.iew.lsq.thread.0.invAddrLoads 0 # Number of loads ignored due to an invalid address 265system.cpu.iew.lsq.thread.0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 266system.cpu.iew.lsq.thread.0.memOrderViolation 34 # Number of memory ordering violations 267system.cpu.iew.lsq.thread.0.rescheduledLoads 2 # Number of loads that were rescheduled 268system.cpu.iew.lsq.thread.0.squashedLoads 1338 # Number of loads squashed 269system.cpu.iew.lsq.thread.0.squashedStores 708 # Number of stores squashed 270system.cpu.iew.memOrderViolationEvents 34 # Number of memory order violations 271system.cpu.iew.predictedNotTakenIncorrect 609 # Number of branches that were predicted not taken incorrectly 272system.cpu.iew.predictedTakenIncorrect 33 # Number of branches that were predicted taken incorrectly 273system.cpu.ipc 0.272340 # IPC: Instructions Per Cycle 274system.cpu.ipc_total 0.272340 # IPC: Total IPC of All Threads 275system.cpu.iq.ISSUE:FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued 276system.cpu.iq.ISSUE:FU_type_0::IntAlu 5717 62.93% 62.93% # Type of FU issued 277system.cpu.iq.ISSUE:FU_type_0::IntMult 5 0.06% 62.99% # Type of FU issued 278system.cpu.iq.ISSUE:FU_type_0::IntDiv 0 0.00% 62.99% # Type of FU issued 279system.cpu.iq.ISSUE:FU_type_0::FloatAdd 0 0.00% 62.99% # Type of FU issued 280system.cpu.iq.ISSUE:FU_type_0::FloatCmp 0 0.00% 62.99% # Type of FU issued 281system.cpu.iq.ISSUE:FU_type_0::FloatCvt 0 0.00% 62.99% # Type of FU issued 282system.cpu.iq.ISSUE:FU_type_0::FloatMult 0 0.00% 62.99% # Type of FU issued 283system.cpu.iq.ISSUE:FU_type_0::FloatDiv 0 0.00% 62.99% # Type of FU issued 284system.cpu.iq.ISSUE:FU_type_0::FloatSqrt 0 0.00% 62.99% # Type of FU issued 285system.cpu.iq.ISSUE:FU_type_0::SimdAdd 0 0.00% 62.99% # Type of FU issued 286system.cpu.iq.ISSUE:FU_type_0::SimdAddAcc 0 0.00% 62.99% # Type of FU issued 287system.cpu.iq.ISSUE:FU_type_0::SimdAlu 0 0.00% 62.99% # Type of FU issued 288system.cpu.iq.ISSUE:FU_type_0::SimdCmp 0 0.00% 62.99% # Type of FU issued 289system.cpu.iq.ISSUE:FU_type_0::SimdCvt 0 0.00% 62.99% # Type of FU issued 290system.cpu.iq.ISSUE:FU_type_0::SimdMisc 0 0.00% 62.99% # Type of FU issued 291system.cpu.iq.ISSUE:FU_type_0::SimdMult 0 0.00% 62.99% # Type of FU issued 292system.cpu.iq.ISSUE:FU_type_0::SimdMultAcc 0 0.00% 62.99% # Type of FU issued 293system.cpu.iq.ISSUE:FU_type_0::SimdShift 0 0.00% 62.99% # Type of FU issued 294system.cpu.iq.ISSUE:FU_type_0::SimdShiftAcc 0 0.00% 62.99% # Type of FU issued 295system.cpu.iq.ISSUE:FU_type_0::SimdSqrt 0 0.00% 62.99% # Type of FU issued 296system.cpu.iq.ISSUE:FU_type_0::SimdFloatAdd 0 0.00% 62.99% # Type of FU issued 297system.cpu.iq.ISSUE:FU_type_0::SimdFloatAlu 0 0.00% 62.99% # Type of FU issued 298system.cpu.iq.ISSUE:FU_type_0::SimdFloatCmp 0 0.00% 62.99% # Type of FU issued 299system.cpu.iq.ISSUE:FU_type_0::SimdFloatCvt 0 0.00% 62.99% # Type of FU issued 300system.cpu.iq.ISSUE:FU_type_0::SimdFloatDiv 0 0.00% 62.99% # Type of FU issued 301system.cpu.iq.ISSUE:FU_type_0::SimdFloatMisc 3 0.03% 63.02% # Type of FU issued 302system.cpu.iq.ISSUE:FU_type_0::SimdFloatMult 0 0.00% 63.02% # Type of FU issued 303system.cpu.iq.ISSUE:FU_type_0::SimdFloatMultAcc 0 0.00% 63.02% # Type of FU issued 304system.cpu.iq.ISSUE:FU_type_0::SimdFloatSqrt 0 0.00% 63.02% # Type of FU issued 305system.cpu.iq.ISSUE:FU_type_0::MemRead 2133 23.48% 86.50% # Type of FU issued 306system.cpu.iq.ISSUE:FU_type_0::MemWrite 1226 13.50% 100.00% # Type of FU issued 307system.cpu.iq.ISSUE:FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 308system.cpu.iq.ISSUE:FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 309system.cpu.iq.ISSUE:FU_type_0::total 9084 # Type of FU issued 310system.cpu.iq.ISSUE:fu_busy_cnt 181 # FU busy when requested 311system.cpu.iq.ISSUE:fu_busy_rate 0.019925 # FU busy rate (busy events/executed inst) 312system.cpu.iq.ISSUE:fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 313system.cpu.iq.ISSUE:fu_full::IntAlu 4 2.21% 2.21% # attempts to use FU when none available 314system.cpu.iq.ISSUE:fu_full::IntMult 0 0.00% 2.21% # attempts to use FU when none available 315system.cpu.iq.ISSUE:fu_full::IntDiv 0 0.00% 2.21% # attempts to use FU when none available 316system.cpu.iq.ISSUE:fu_full::FloatAdd 0 0.00% 2.21% # attempts to use FU when none available 317system.cpu.iq.ISSUE:fu_full::FloatCmp 0 0.00% 2.21% # attempts to use FU when none available 318system.cpu.iq.ISSUE:fu_full::FloatCvt 0 0.00% 2.21% # attempts to use FU when none available 319system.cpu.iq.ISSUE:fu_full::FloatMult 0 0.00% 2.21% # attempts to use FU when none available 320system.cpu.iq.ISSUE:fu_full::FloatDiv 0 0.00% 2.21% # attempts to use FU when none available 321system.cpu.iq.ISSUE:fu_full::FloatSqrt 0 0.00% 2.21% # attempts to use FU when none available 322system.cpu.iq.ISSUE:fu_full::SimdAdd 0 0.00% 2.21% # attempts to use FU when none available 323system.cpu.iq.ISSUE:fu_full::SimdAddAcc 0 0.00% 2.21% # attempts to use FU when none available 324system.cpu.iq.ISSUE:fu_full::SimdAlu 0 0.00% 2.21% # attempts to use FU when none available 325system.cpu.iq.ISSUE:fu_full::SimdCmp 0 0.00% 2.21% # attempts to use FU when none available 326system.cpu.iq.ISSUE:fu_full::SimdCvt 0 0.00% 2.21% # attempts to use FU when none available 327system.cpu.iq.ISSUE:fu_full::SimdMisc 0 0.00% 2.21% # attempts to use FU when none available 328system.cpu.iq.ISSUE:fu_full::SimdMult 0 0.00% 2.21% # attempts to use FU when none available 329system.cpu.iq.ISSUE:fu_full::SimdMultAcc 0 0.00% 2.21% # attempts to use FU when none available 330system.cpu.iq.ISSUE:fu_full::SimdShift 0 0.00% 2.21% # attempts to use FU when none available 331system.cpu.iq.ISSUE:fu_full::SimdShiftAcc 0 0.00% 2.21% # attempts to use FU when none available 332system.cpu.iq.ISSUE:fu_full::SimdSqrt 0 0.00% 2.21% # attempts to use FU when none available 333system.cpu.iq.ISSUE:fu_full::SimdFloatAdd 0 0.00% 2.21% # attempts to use FU when none available 334system.cpu.iq.ISSUE:fu_full::SimdFloatAlu 0 0.00% 2.21% # attempts to use FU when none available 335system.cpu.iq.ISSUE:fu_full::SimdFloatCmp 0 0.00% 2.21% # attempts to use FU when none available 336system.cpu.iq.ISSUE:fu_full::SimdFloatCvt 0 0.00% 2.21% # attempts to use FU when none available 337system.cpu.iq.ISSUE:fu_full::SimdFloatDiv 0 0.00% 2.21% # attempts to use FU when none available 338system.cpu.iq.ISSUE:fu_full::SimdFloatMisc 0 0.00% 2.21% # attempts to use FU when none available 339system.cpu.iq.ISSUE:fu_full::SimdFloatMult 0 0.00% 2.21% # attempts to use FU when none available 340system.cpu.iq.ISSUE:fu_full::SimdFloatMultAcc 0 0.00% 2.21% # attempts to use FU when none available 341system.cpu.iq.ISSUE:fu_full::SimdFloatSqrt 0 0.00% 2.21% # attempts to use FU when none available 342system.cpu.iq.ISSUE:fu_full::MemRead 109 60.22% 62.43% # attempts to use FU when none available 343system.cpu.iq.ISSUE:fu_full::MemWrite 68 37.57% 100.00% # attempts to use FU when none available 344system.cpu.iq.ISSUE:fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 345system.cpu.iq.ISSUE:fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 346system.cpu.iq.ISSUE:issued_per_cycle::samples 11818 # Number of insts issued each cycle 347system.cpu.iq.ISSUE:issued_per_cycle::mean 0.768658 # Number of insts issued each cycle 348system.cpu.iq.ISSUE:issued_per_cycle::stdev 1.451524 # Number of insts issued each cycle 349system.cpu.iq.ISSUE:issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 350system.cpu.iq.ISSUE:issued_per_cycle::0 8185 69.26% 69.26% # Number of insts issued each cycle 351system.cpu.iq.ISSUE:issued_per_cycle::1 1366 11.56% 80.82% # Number of insts issued each cycle 352system.cpu.iq.ISSUE:issued_per_cycle::2 758 6.41% 87.23% # Number of insts issued each cycle 353system.cpu.iq.ISSUE:issued_per_cycle::3 566 4.79% 92.02% # Number of insts issued each cycle 354system.cpu.iq.ISSUE:issued_per_cycle::4 474 4.01% 96.03% # Number of insts issued each cycle 355system.cpu.iq.ISSUE:issued_per_cycle::5 284 2.40% 98.43% # Number of insts issued each cycle 356system.cpu.iq.ISSUE:issued_per_cycle::6 122 1.03% 99.47% # Number of insts issued each cycle 357system.cpu.iq.ISSUE:issued_per_cycle::7 48 0.41% 99.87% # Number of insts issued each cycle 358system.cpu.iq.ISSUE:issued_per_cycle::8 15 0.13% 100.00% # Number of insts issued each cycle 359system.cpu.iq.ISSUE:issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 360system.cpu.iq.ISSUE:issued_per_cycle::min_value 0 # Number of insts issued each cycle 361system.cpu.iq.ISSUE:issued_per_cycle::max_value 8 # Number of insts issued each cycle 362system.cpu.iq.ISSUE:issued_per_cycle::total 11818 # Number of insts issued each cycle 363system.cpu.iq.ISSUE:rate 0.440202 # Inst issue rate 364system.cpu.iq.iqInstsAdded 11904 # Number of instructions added to the IQ (excludes non-spec) 365system.cpu.iq.iqInstsIssued 9084 # Number of instructions issued 366system.cpu.iq.iqNonSpecInstsAdded 2 # Number of non-speculative instructions added to the IQ 367system.cpu.iq.iqSquashedInstsExamined 5957 # Number of squashed instructions iterated over during squash; mainly for profiling 368system.cpu.iq.iqSquashedInstsIssued 59 # Number of squashed instructions issued 369system.cpu.iq.iqSquashedNonSpecRemoved 1 # Number of squashed non-spec instructions that were removed 370system.cpu.iq.iqSquashedOperandsExamined 10171 # Number of squashed operands that are examined and possibly removed from graph 371system.cpu.itb.accesses 0 # DTB accesses 372system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 373system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 374system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB 375system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed 376system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 377system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 378system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 379system.cpu.itb.hits 0 # DTB hits 380system.cpu.itb.inst_accesses 0 # ITB inst accesses 381system.cpu.itb.inst_hits 0 # ITB inst hits 382system.cpu.itb.inst_misses 0 # ITB inst misses 383system.cpu.itb.misses 0 # DTB misses 384system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 385system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 386system.cpu.itb.read_accesses 0 # DTB read accesses 387system.cpu.itb.read_hits 0 # DTB read hits 388system.cpu.itb.read_misses 0 # DTB read misses 389system.cpu.itb.write_accesses 0 # DTB write accesses 390system.cpu.itb.write_hits 0 # DTB write hits 391system.cpu.itb.write_misses 0 # DTB write misses 392system.cpu.l2cache.ReadExReq_accesses 41 # number of ReadExReq accesses(hits+misses) 393system.cpu.l2cache.ReadExReq_avg_miss_latency 34500 # average ReadExReq miss latency 394system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31365.853659 # average ReadExReq mshr miss latency 395system.cpu.l2cache.ReadExReq_miss_latency 1414500 # number of ReadExReq miss cycles 396system.cpu.l2cache.ReadExReq_miss_rate 1 # miss rate for ReadExReq accesses 397system.cpu.l2cache.ReadExReq_misses 41 # number of ReadExReq misses 398system.cpu.l2cache.ReadExReq_mshr_miss_latency 1286000 # number of ReadExReq MSHR miss cycles 399system.cpu.l2cache.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses 400system.cpu.l2cache.ReadExReq_mshr_misses 41 # number of ReadExReq MSHR misses 401system.cpu.l2cache.ReadReq_accesses 434 # number of ReadReq accesses(hits+misses) 402system.cpu.l2cache.ReadReq_avg_miss_latency 34308.860759 # average ReadReq miss latency 403system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31166.666667 # average ReadReq mshr miss latency 404system.cpu.l2cache.ReadReq_hits 39 # number of ReadReq hits 405system.cpu.l2cache.ReadReq_miss_latency 13552000 # number of ReadReq miss cycles 406system.cpu.l2cache.ReadReq_miss_rate 0.910138 # miss rate for ReadReq accesses 407system.cpu.l2cache.ReadReq_misses 395 # number of ReadReq misses 408system.cpu.l2cache.ReadReq_mshr_hits 11 # number of ReadReq MSHR hits 409system.cpu.l2cache.ReadReq_mshr_miss_latency 11968000 # number of ReadReq MSHR miss cycles 410system.cpu.l2cache.ReadReq_mshr_miss_rate 0.884793 # mshr miss rate for ReadReq accesses 411system.cpu.l2cache.ReadReq_mshr_misses 384 # number of ReadReq MSHR misses 412system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked 413system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked 414system.cpu.l2cache.avg_refs 0.101562 # Average number of references to valid blocks. 415system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 416system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 417system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 418system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 419system.cpu.l2cache.cache_copies 0 # number of cache copies performed 420system.cpu.l2cache.demand_accesses 475 # number of demand (read+write) accesses 421system.cpu.l2cache.demand_avg_miss_latency 34326.834862 # average overall miss latency 422system.cpu.l2cache.demand_avg_mshr_miss_latency 31185.882353 # average overall mshr miss latency 423system.cpu.l2cache.demand_hits 39 # number of demand (read+write) hits 424system.cpu.l2cache.demand_miss_latency 14966500 # number of demand (read+write) miss cycles 425system.cpu.l2cache.demand_miss_rate 0.917895 # miss rate for demand accesses 426system.cpu.l2cache.demand_misses 436 # number of demand (read+write) misses 427system.cpu.l2cache.demand_mshr_hits 11 # number of demand (read+write) MSHR hits 428system.cpu.l2cache.demand_mshr_miss_latency 13254000 # number of demand (read+write) MSHR miss cycles 429system.cpu.l2cache.demand_mshr_miss_rate 0.894737 # mshr miss rate for demand accesses 430system.cpu.l2cache.demand_mshr_misses 425 # number of demand (read+write) MSHR misses 431system.cpu.l2cache.fast_writes 0 # number of fast writes performed 432system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated 433system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 434system.cpu.l2cache.occ_%::0 0.006167 # Average percentage of cache occupancy 435system.cpu.l2cache.occ_blocks::0 202.074939 # Average occupied blocks per context 436system.cpu.l2cache.overall_accesses 475 # number of overall (read+write) accesses 437system.cpu.l2cache.overall_avg_miss_latency 34326.834862 # average overall miss latency 438system.cpu.l2cache.overall_avg_mshr_miss_latency 31185.882353 # average overall mshr miss latency 439system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency 440system.cpu.l2cache.overall_hits 39 # number of overall hits 441system.cpu.l2cache.overall_miss_latency 14966500 # number of overall miss cycles 442system.cpu.l2cache.overall_miss_rate 0.917895 # miss rate for overall accesses 443system.cpu.l2cache.overall_misses 436 # number of overall misses 444system.cpu.l2cache.overall_mshr_hits 11 # number of overall MSHR hits 445system.cpu.l2cache.overall_mshr_miss_latency 13254000 # number of overall MSHR miss cycles 446system.cpu.l2cache.overall_mshr_miss_rate 0.894737 # mshr miss rate for overall accesses 447system.cpu.l2cache.overall_mshr_misses 425 # number of overall MSHR misses 448system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles 449system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses 450system.cpu.l2cache.replacements 0 # number of replacements 451system.cpu.l2cache.sampled_refs 384 # Sample count of references to valid blocks. 452system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions 453system.cpu.l2cache.tagsinuse 202.074939 # Cycle average of tags in use 454system.cpu.l2cache.total_refs 39 # Total number of references to valid blocks. 455system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 456system.cpu.l2cache.writebacks 0 # number of writebacks 457system.cpu.memDep0.conflictingLoads 12 # Number of conflicting loads. 458system.cpu.memDep0.conflictingStores 11 # Number of conflicting stores. 459system.cpu.memDep0.insertedLoads 2545 # Number of loads inserted to the mem dependence unit. 460system.cpu.memDep0.insertedStores 1646 # Number of stores inserted to the mem dependence unit. 461system.cpu.numCycles 20636 # number of cpu cycles simulated 462system.cpu.rename.RENAME:BlockCycles 346 # Number of cycles rename is blocking 463system.cpu.rename.RENAME:CommittedMaps 4006 # Number of HB maps that are committed 464system.cpu.rename.RENAME:IQFullEvents 46 # Number of times rename has blocked due to IQ full 465system.cpu.rename.RENAME:IdleCycles 7538 # Number of cycles rename is idle 466system.cpu.rename.RENAME:LSQFullEvents 123 # Number of times rename has blocked due to LSQ full 467system.cpu.rename.RENAME:RenameLookups 37508 # Number of register rename lookups that rename has made 468system.cpu.rename.RENAME:RenamedInsts 13960 # Number of instructions processed by rename 469system.cpu.rename.RENAME:RenamedOperands 10094 # Number of destination operands rename has renamed 470system.cpu.rename.RENAME:RunCycles 2314 # Number of cycles rename is running 471system.cpu.rename.RENAME:SquashCycles 1162 # Number of cycles rename is squashing 472system.cpu.rename.RENAME:UnblockCycles 187 # Number of cycles rename is unblocking 473system.cpu.rename.RENAME:UndoneMaps 6085 # Number of HB maps that are undone due to squashing 474system.cpu.rename.RENAME:serializeStallCycles 271 # count of cycles rename stalled for serializing inst 475system.cpu.rename.RENAME:serializingInsts 4 # count of serializing insts renamed 476system.cpu.rename.RENAME:skidInsts 537 # count of insts added to the skid buffer 477system.cpu.rename.RENAME:tempSerializingInsts 1 # count of temporary serializing insts renamed 478system.cpu.timesIdled 180 # Number of times that the entire CPU went into an idle state and unscheduled itself 479system.cpu.workload.PROG:num_syscalls 13 # Number of system calls 480 481---------- End Simulation Statistics ---------- 482