config.ini revision 9620
17860SN/A[root] 27860SN/Atype=Root 37860SN/Achildren=system 48825Snilay@cs.wisc.edufull_system=false 57935SN/Atime_sync_enable=false 67935SN/Atime_sync_period=100000000000 77935SN/Atime_sync_spin_threshold=100000000 87860SN/A 97860SN/A[system] 107860SN/Atype=System 117860SN/Achildren=cpu membus physmem 128825Snilay@cs.wisc.eduboot_osflags=a 139348SAli.Saidi@ARM.comclock=1000 148825Snilay@cs.wisc.eduinit_param=0 158825Snilay@cs.wisc.edukernel= 168825Snilay@cs.wisc.eduload_addr_mask=1099511627775 179449SAli.Saidi@ARM.commem_mode=timing 189449SAli.Saidi@ARM.commem_ranges= 198464SN/Amemories=system.physmem 208721SN/Anum_work_ids=16 218825Snilay@cs.wisc.edureadfile= 228825Snilay@cs.wisc.edusymbolfile= 237935SN/Awork_begin_ckpt_count=0 247935SN/Awork_begin_cpu_id_exit=-1 257935SN/Awork_begin_exit_count=0 267935SN/Awork_cpus_ckpt_count=0 277935SN/Awork_end_ckpt_count=0 287935SN/Awork_end_exit_count=0 297935SN/Awork_item_id=-1 308893Ssaidi@eecs.umich.edusystem_port=system.membus.slave[0] 317860SN/A 327860SN/A[system.cpu] 337860SN/Atype=DerivO3CPU 349481Snilay@cs.wisc.educhildren=branchPred dcache dtb fuPool icache interrupts isa itb l2cache toL2Bus tracer workload 357860SN/ALFSTSize=1024 367860SN/ALQEntries=32 378210SN/ALSQCheckLoads=true 388210SN/ALSQDepCheckShift=4 397860SN/ASQEntries=32 407860SN/ASSITSize=1024 417860SN/Aactivity=0 427860SN/AbackComSize=5 439481Snilay@cs.wisc.edubranchPred=system.cpu.branchPred 447860SN/AcachePorts=200 457860SN/Achecker=Null 467860SN/Aclock=500 477860SN/AcommitToDecodeDelay=1 487860SN/AcommitToFetchDelay=1 497860SN/AcommitToIEWDelay=1 507860SN/AcommitToRenameDelay=1 517860SN/AcommitWidth=8 527860SN/Acpu_id=0 537860SN/AdecodeToFetchDelay=1 547860SN/AdecodeToRenameDelay=1 557860SN/AdecodeWidth=8 567860SN/AdispatchWidth=8 577860SN/Ado_checkpoint_insts=true 588825Snilay@cs.wisc.edudo_quiesce=true 597860SN/Ado_statistics_insts=true 607860SN/Adtb=system.cpu.dtb 617860SN/AfetchToDecodeDelay=1 627860SN/AfetchTrapLatency=1 637860SN/AfetchWidth=8 647860SN/AforwardComSize=5 657860SN/AfuPool=system.cpu.fuPool 667860SN/Afunction_trace=false 677860SN/Afunction_trace_start=0 687860SN/AiewToCommitDelay=1 697860SN/AiewToDecodeDelay=1 707860SN/AiewToFetchDelay=1 717860SN/AiewToRenameDelay=1 728825Snilay@cs.wisc.eduinterrupts=system.cpu.interrupts 739449SAli.Saidi@ARM.comisa=system.cpu.isa 747860SN/AissueToExecuteDelay=1 757860SN/AissueWidth=8 767860SN/Aitb=system.cpu.itb 777860SN/Amax_insts_all_threads=0 787860SN/Amax_insts_any_thread=0 797860SN/Amax_loads_all_threads=0 807860SN/Amax_loads_any_thread=0 818825Snilay@cs.wisc.eduneedsTSO=false 827860SN/AnumIQEntries=64 837860SN/AnumPhysFloatRegs=256 847860SN/AnumPhysIntRegs=256 857860SN/AnumROBEntries=192 867860SN/AnumRobs=1 877860SN/AnumThreads=1 888825Snilay@cs.wisc.eduprofile=0 897860SN/Aprogress_interval=0 907860SN/ArenameToDecodeDelay=1 917860SN/ArenameToFetchDelay=1 927860SN/ArenameToIEWDelay=2 937860SN/ArenameToROBDelay=1 947860SN/ArenameWidth=8 957860SN/AsmtCommitPolicy=RoundRobin 967860SN/AsmtFetchPolicy=SingleThread 977860SN/AsmtIQPolicy=Partitioned 987860SN/AsmtIQThreshold=100 997860SN/AsmtLSQPolicy=Partitioned 1007860SN/AsmtLSQThreshold=100 1017860SN/AsmtNumFetchingThreads=1 1027860SN/AsmtROBPolicy=Partitioned 1037860SN/AsmtROBThreshold=100 1047860SN/AsquashWidth=8 1058546SN/Astore_set_clear_period=250000 1069449SAli.Saidi@ARM.comswitched_out=false 1077860SN/Asystem=system 1087860SN/Atracer=system.cpu.tracer 1097860SN/AtrapLatency=13 1107860SN/AwbDepth=1 1117860SN/AwbWidth=8 1127860SN/Aworkload=system.cpu.workload 1137860SN/Adcache_port=system.cpu.dcache.cpu_side 1147860SN/Aicache_port=system.cpu.icache.cpu_side 1157860SN/A 1169481Snilay@cs.wisc.edu[system.cpu.branchPred] 1179481Snilay@cs.wisc.edutype=BranchPredictor 1189481Snilay@cs.wisc.eduBTBEntries=4096 1199481Snilay@cs.wisc.eduBTBTagSize=16 1209481Snilay@cs.wisc.eduRASSize=16 1219481Snilay@cs.wisc.educhoiceCtrBits=2 1229481Snilay@cs.wisc.educhoicePredictorSize=8192 1239481Snilay@cs.wisc.eduglobalCtrBits=2 1249481Snilay@cs.wisc.eduglobalHistoryBits=13 1259481Snilay@cs.wisc.eduglobalPredictorSize=8192 1269481Snilay@cs.wisc.eduinstShiftAmt=2 1279481Snilay@cs.wisc.edulocalCtrBits=2 1289481Snilay@cs.wisc.edulocalHistoryBits=11 1299481Snilay@cs.wisc.edulocalHistoryTableSize=2048 1309481Snilay@cs.wisc.edulocalPredictorSize=2048 1319481Snilay@cs.wisc.edunumThreads=1 1329481Snilay@cs.wisc.edupredType=tournament 1339481Snilay@cs.wisc.edu 1347860SN/A[system.cpu.dcache] 1357860SN/Atype=BaseCache 1368893Ssaidi@eecs.umich.eduaddr_ranges=0:18446744073709551615 1377860SN/Aassoc=2 1387860SN/Ablock_size=64 1399348SAli.Saidi@ARM.comclock=500 1407860SN/Aforward_snoops=true 1419348SAli.Saidi@ARM.comhit_latency=2 1428150SN/Ais_top_level=true 1437860SN/Amax_miss_count=0 1449348SAli.Saidi@ARM.commshrs=4 1457860SN/Aprefetch_on_access=false 1468835SAli.Saidi@ARM.comprefetcher=Null 1479348SAli.Saidi@ARM.comresponse_latency=2 1487860SN/Asize=262144 1498835SAli.Saidi@ARM.comsystem=system 1507860SN/Atgts_per_mshr=20 1517860SN/Atwo_queue=false 1527860SN/Awrite_buffers=8 1537860SN/Acpu_side=system.cpu.dcache_port 1548893Ssaidi@eecs.umich.edumem_side=system.cpu.toL2Bus.slave[1] 1557860SN/A 1567860SN/A[system.cpu.dtb] 1577860SN/Atype=ArmTLB 1588825Snilay@cs.wisc.educhildren=walker 1597860SN/Asize=64 1608825Snilay@cs.wisc.eduwalker=system.cpu.dtb.walker 1618825Snilay@cs.wisc.edu 1628825Snilay@cs.wisc.edu[system.cpu.dtb.walker] 1638825Snilay@cs.wisc.edutype=ArmTableWalker 1649348SAli.Saidi@ARM.comclock=500 1659265SAli.Saidi@ARM.comnum_squash_per_cycle=2 1668825Snilay@cs.wisc.edusys=system 1678893Ssaidi@eecs.umich.eduport=system.cpu.toL2Bus.slave[3] 1687860SN/A 1697860SN/A[system.cpu.fuPool] 1707860SN/Atype=FUPool 1717860SN/Achildren=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 1727860SN/AFUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8 1737860SN/A 1747860SN/A[system.cpu.fuPool.FUList0] 1757860SN/Atype=FUDesc 1767860SN/Achildren=opList 1777860SN/Acount=6 1787860SN/AopList=system.cpu.fuPool.FUList0.opList 1797860SN/A 1807860SN/A[system.cpu.fuPool.FUList0.opList] 1817860SN/Atype=OpDesc 1827860SN/AissueLat=1 1837860SN/AopClass=IntAlu 1847860SN/AopLat=1 1857860SN/A 1867860SN/A[system.cpu.fuPool.FUList1] 1877860SN/Atype=FUDesc 1887860SN/Achildren=opList0 opList1 1897860SN/Acount=2 1907860SN/AopList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1 1917860SN/A 1927860SN/A[system.cpu.fuPool.FUList1.opList0] 1937860SN/Atype=OpDesc 1947860SN/AissueLat=1 1957860SN/AopClass=IntMult 1967860SN/AopLat=3 1977860SN/A 1987860SN/A[system.cpu.fuPool.FUList1.opList1] 1997860SN/Atype=OpDesc 2007860SN/AissueLat=19 2017860SN/AopClass=IntDiv 2027860SN/AopLat=20 2037860SN/A 2047860SN/A[system.cpu.fuPool.FUList2] 2057860SN/Atype=FUDesc 2067860SN/Achildren=opList0 opList1 opList2 2077860SN/Acount=4 2087860SN/AopList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2 2097860SN/A 2107860SN/A[system.cpu.fuPool.FUList2.opList0] 2117860SN/Atype=OpDesc 2127860SN/AissueLat=1 2137860SN/AopClass=FloatAdd 2147860SN/AopLat=2 2157860SN/A 2167860SN/A[system.cpu.fuPool.FUList2.opList1] 2177860SN/Atype=OpDesc 2187860SN/AissueLat=1 2197860SN/AopClass=FloatCmp 2207860SN/AopLat=2 2217860SN/A 2227860SN/A[system.cpu.fuPool.FUList2.opList2] 2237860SN/Atype=OpDesc 2247860SN/AissueLat=1 2257860SN/AopClass=FloatCvt 2267860SN/AopLat=2 2277860SN/A 2287860SN/A[system.cpu.fuPool.FUList3] 2297860SN/Atype=FUDesc 2307860SN/Achildren=opList0 opList1 opList2 2317860SN/Acount=2 2327860SN/AopList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2 2337860SN/A 2347860SN/A[system.cpu.fuPool.FUList3.opList0] 2357860SN/Atype=OpDesc 2367860SN/AissueLat=1 2377860SN/AopClass=FloatMult 2387860SN/AopLat=4 2397860SN/A 2407860SN/A[system.cpu.fuPool.FUList3.opList1] 2417860SN/Atype=OpDesc 2427860SN/AissueLat=12 2437860SN/AopClass=FloatDiv 2447860SN/AopLat=12 2457860SN/A 2467860SN/A[system.cpu.fuPool.FUList3.opList2] 2477860SN/Atype=OpDesc 2487860SN/AissueLat=24 2497860SN/AopClass=FloatSqrt 2507860SN/AopLat=24 2517860SN/A 2527860SN/A[system.cpu.fuPool.FUList4] 2537860SN/Atype=FUDesc 2547860SN/Achildren=opList 2557860SN/Acount=0 2567860SN/AopList=system.cpu.fuPool.FUList4.opList 2577860SN/A 2587860SN/A[system.cpu.fuPool.FUList4.opList] 2597860SN/Atype=OpDesc 2607860SN/AissueLat=1 2617860SN/AopClass=MemRead 2627860SN/AopLat=1 2637860SN/A 2647860SN/A[system.cpu.fuPool.FUList5] 2657860SN/Atype=FUDesc 2667860SN/Achildren=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 2677860SN/Acount=4 2687860SN/AopList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19 2697860SN/A 2707860SN/A[system.cpu.fuPool.FUList5.opList00] 2717860SN/Atype=OpDesc 2727860SN/AissueLat=1 2737860SN/AopClass=SimdAdd 2747860SN/AopLat=1 2757860SN/A 2767860SN/A[system.cpu.fuPool.FUList5.opList01] 2777860SN/Atype=OpDesc 2787860SN/AissueLat=1 2797860SN/AopClass=SimdAddAcc 2807860SN/AopLat=1 2817860SN/A 2827860SN/A[system.cpu.fuPool.FUList5.opList02] 2837860SN/Atype=OpDesc 2847860SN/AissueLat=1 2857860SN/AopClass=SimdAlu 2867860SN/AopLat=1 2877860SN/A 2887860SN/A[system.cpu.fuPool.FUList5.opList03] 2897860SN/Atype=OpDesc 2907860SN/AissueLat=1 2917860SN/AopClass=SimdCmp 2927860SN/AopLat=1 2937860SN/A 2947860SN/A[system.cpu.fuPool.FUList5.opList04] 2957860SN/Atype=OpDesc 2967860SN/AissueLat=1 2977860SN/AopClass=SimdCvt 2987860SN/AopLat=1 2997860SN/A 3007860SN/A[system.cpu.fuPool.FUList5.opList05] 3017860SN/Atype=OpDesc 3027860SN/AissueLat=1 3037860SN/AopClass=SimdMisc 3047860SN/AopLat=1 3057860SN/A 3067860SN/A[system.cpu.fuPool.FUList5.opList06] 3077860SN/Atype=OpDesc 3087860SN/AissueLat=1 3097860SN/AopClass=SimdMult 3107860SN/AopLat=1 3117860SN/A 3127860SN/A[system.cpu.fuPool.FUList5.opList07] 3137860SN/Atype=OpDesc 3147860SN/AissueLat=1 3157860SN/AopClass=SimdMultAcc 3167860SN/AopLat=1 3177860SN/A 3187860SN/A[system.cpu.fuPool.FUList5.opList08] 3197860SN/Atype=OpDesc 3207860SN/AissueLat=1 3217860SN/AopClass=SimdShift 3227860SN/AopLat=1 3237860SN/A 3247860SN/A[system.cpu.fuPool.FUList5.opList09] 3257860SN/Atype=OpDesc 3267860SN/AissueLat=1 3277860SN/AopClass=SimdShiftAcc 3287860SN/AopLat=1 3297860SN/A 3307860SN/A[system.cpu.fuPool.FUList5.opList10] 3317860SN/Atype=OpDesc 3327860SN/AissueLat=1 3337860SN/AopClass=SimdSqrt 3347860SN/AopLat=1 3357860SN/A 3367860SN/A[system.cpu.fuPool.FUList5.opList11] 3377860SN/Atype=OpDesc 3387860SN/AissueLat=1 3397860SN/AopClass=SimdFloatAdd 3407860SN/AopLat=1 3417860SN/A 3427860SN/A[system.cpu.fuPool.FUList5.opList12] 3437860SN/Atype=OpDesc 3447860SN/AissueLat=1 3457860SN/AopClass=SimdFloatAlu 3467860SN/AopLat=1 3477860SN/A 3487860SN/A[system.cpu.fuPool.FUList5.opList13] 3497860SN/Atype=OpDesc 3507860SN/AissueLat=1 3517860SN/AopClass=SimdFloatCmp 3527860SN/AopLat=1 3537860SN/A 3547860SN/A[system.cpu.fuPool.FUList5.opList14] 3557860SN/Atype=OpDesc 3567860SN/AissueLat=1 3577860SN/AopClass=SimdFloatCvt 3587860SN/AopLat=1 3597860SN/A 3607860SN/A[system.cpu.fuPool.FUList5.opList15] 3617860SN/Atype=OpDesc 3627860SN/AissueLat=1 3637860SN/AopClass=SimdFloatDiv 3647860SN/AopLat=1 3657860SN/A 3667860SN/A[system.cpu.fuPool.FUList5.opList16] 3677860SN/Atype=OpDesc 3687860SN/AissueLat=1 3697860SN/AopClass=SimdFloatMisc 3707860SN/AopLat=1 3717860SN/A 3727860SN/A[system.cpu.fuPool.FUList5.opList17] 3737860SN/Atype=OpDesc 3747860SN/AissueLat=1 3757860SN/AopClass=SimdFloatMult 3767860SN/AopLat=1 3777860SN/A 3787860SN/A[system.cpu.fuPool.FUList5.opList18] 3797860SN/Atype=OpDesc 3807860SN/AissueLat=1 3817860SN/AopClass=SimdFloatMultAcc 3827860SN/AopLat=1 3837860SN/A 3847860SN/A[system.cpu.fuPool.FUList5.opList19] 3857860SN/Atype=OpDesc 3867860SN/AissueLat=1 3877860SN/AopClass=SimdFloatSqrt 3887860SN/AopLat=1 3897860SN/A 3907860SN/A[system.cpu.fuPool.FUList6] 3917860SN/Atype=FUDesc 3927860SN/Achildren=opList 3937860SN/Acount=0 3947860SN/AopList=system.cpu.fuPool.FUList6.opList 3957860SN/A 3967860SN/A[system.cpu.fuPool.FUList6.opList] 3977860SN/Atype=OpDesc 3987860SN/AissueLat=1 3997860SN/AopClass=MemWrite 4007860SN/AopLat=1 4017860SN/A 4027860SN/A[system.cpu.fuPool.FUList7] 4037860SN/Atype=FUDesc 4047860SN/Achildren=opList0 opList1 4057860SN/Acount=4 4067860SN/AopList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1 4077860SN/A 4087860SN/A[system.cpu.fuPool.FUList7.opList0] 4097860SN/Atype=OpDesc 4107860SN/AissueLat=1 4117860SN/AopClass=MemRead 4127860SN/AopLat=1 4137860SN/A 4147860SN/A[system.cpu.fuPool.FUList7.opList1] 4157860SN/Atype=OpDesc 4167860SN/AissueLat=1 4177860SN/AopClass=MemWrite 4187860SN/AopLat=1 4197860SN/A 4207860SN/A[system.cpu.fuPool.FUList8] 4217860SN/Atype=FUDesc 4227860SN/Achildren=opList 4237860SN/Acount=1 4247860SN/AopList=system.cpu.fuPool.FUList8.opList 4257860SN/A 4267860SN/A[system.cpu.fuPool.FUList8.opList] 4277860SN/Atype=OpDesc 4287860SN/AissueLat=3 4297860SN/AopClass=IprAccess 4307860SN/AopLat=3 4317860SN/A 4327860SN/A[system.cpu.icache] 4337860SN/Atype=BaseCache 4348893Ssaidi@eecs.umich.eduaddr_ranges=0:18446744073709551615 4357860SN/Aassoc=2 4367860SN/Ablock_size=64 4379348SAli.Saidi@ARM.comclock=500 4387860SN/Aforward_snoops=true 4399348SAli.Saidi@ARM.comhit_latency=2 4408150SN/Ais_top_level=true 4417860SN/Amax_miss_count=0 4429348SAli.Saidi@ARM.commshrs=4 4437860SN/Aprefetch_on_access=false 4448835SAli.Saidi@ARM.comprefetcher=Null 4459348SAli.Saidi@ARM.comresponse_latency=2 4467860SN/Asize=131072 4478835SAli.Saidi@ARM.comsystem=system 4487860SN/Atgts_per_mshr=20 4497860SN/Atwo_queue=false 4507860SN/Awrite_buffers=8 4517860SN/Acpu_side=system.cpu.icache_port 4528893Ssaidi@eecs.umich.edumem_side=system.cpu.toL2Bus.slave[0] 4537860SN/A 4548825Snilay@cs.wisc.edu[system.cpu.interrupts] 4558825Snilay@cs.wisc.edutype=ArmInterrupts 4568825Snilay@cs.wisc.edu 4579449SAli.Saidi@ARM.com[system.cpu.isa] 4589449SAli.Saidi@ARM.comtype=ArmISA 4599449SAli.Saidi@ARM.comfpsid=1090793632 4609449SAli.Saidi@ARM.comid_isar0=34607377 4619449SAli.Saidi@ARM.comid_isar1=34677009 4629449SAli.Saidi@ARM.comid_isar2=555950401 4639449SAli.Saidi@ARM.comid_isar3=17899825 4649449SAli.Saidi@ARM.comid_isar4=268501314 4659449SAli.Saidi@ARM.comid_isar5=0 4669449SAli.Saidi@ARM.comid_mmfr0=3 4679449SAli.Saidi@ARM.comid_mmfr1=0 4689449SAli.Saidi@ARM.comid_mmfr2=19070976 4699449SAli.Saidi@ARM.comid_mmfr3=4027589137 4709449SAli.Saidi@ARM.comid_pfr0=49 4719449SAli.Saidi@ARM.comid_pfr1=1 4729449SAli.Saidi@ARM.commidr=890224640 4739449SAli.Saidi@ARM.com 4747860SN/A[system.cpu.itb] 4757860SN/Atype=ArmTLB 4768825Snilay@cs.wisc.educhildren=walker 4777860SN/Asize=64 4788825Snilay@cs.wisc.eduwalker=system.cpu.itb.walker 4798825Snilay@cs.wisc.edu 4808825Snilay@cs.wisc.edu[system.cpu.itb.walker] 4818825Snilay@cs.wisc.edutype=ArmTableWalker 4829348SAli.Saidi@ARM.comclock=500 4839265SAli.Saidi@ARM.comnum_squash_per_cycle=2 4848825Snilay@cs.wisc.edusys=system 4858893Ssaidi@eecs.umich.eduport=system.cpu.toL2Bus.slave[2] 4867860SN/A 4877860SN/A[system.cpu.l2cache] 4887860SN/Atype=BaseCache 4898893Ssaidi@eecs.umich.eduaddr_ranges=0:18446744073709551615 4909348SAli.Saidi@ARM.comassoc=8 4917860SN/Ablock_size=64 4929348SAli.Saidi@ARM.comclock=500 4937860SN/Aforward_snoops=true 4949348SAli.Saidi@ARM.comhit_latency=20 4958150SN/Ais_top_level=false 4967860SN/Amax_miss_count=0 4979348SAli.Saidi@ARM.commshrs=20 4987860SN/Aprefetch_on_access=false 4998835SAli.Saidi@ARM.comprefetcher=Null 5009348SAli.Saidi@ARM.comresponse_latency=20 5017860SN/Asize=2097152 5028835SAli.Saidi@ARM.comsystem=system 5039348SAli.Saidi@ARM.comtgts_per_mshr=12 5047860SN/Atwo_queue=false 5057860SN/Awrite_buffers=8 5068893Ssaidi@eecs.umich.educpu_side=system.cpu.toL2Bus.master[0] 5078893Ssaidi@eecs.umich.edumem_side=system.membus.slave[1] 5087860SN/A 5097860SN/A[system.cpu.toL2Bus] 5109055Ssaidi@eecs.umich.edutype=CoherentBus 5117860SN/Ablock_size=64 5129348SAli.Saidi@ARM.comclock=500 5137860SN/Aheader_cycles=1 5149620Snilay@cs.wisc.edusystem=system 5157860SN/Ause_default_range=false 5169348SAli.Saidi@ARM.comwidth=32 5178893Ssaidi@eecs.umich.edumaster=system.cpu.l2cache.cpu_side 5188893Ssaidi@eecs.umich.eduslave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port 5197860SN/A 5207860SN/A[system.cpu.tracer] 5217860SN/Atype=ExeTracer 5227860SN/A 5237860SN/A[system.cpu.workload] 5247860SN/Atype=LiveProcess 5257860SN/Acmd=hello 5267860SN/Acwd= 5277860SN/Aegid=100 5287860SN/Aenv= 5297860SN/Aerrout=cerr 5307860SN/Aeuid=100 5319481Snilay@cs.wisc.eduexecutable=tests/test-progs/hello/bin/arm/linux/hello 5327860SN/Agid=100 5337860SN/Ainput=cin 5347860SN/Amax_stack_size=67108864 5357860SN/Aoutput=cout 5367860SN/Apid=100 5377860SN/Appid=99 5387860SN/Asimpoint=0 5397860SN/Asystem=system 5407860SN/Auid=100 5417860SN/A 5427860SN/A[system.membus] 5439055Ssaidi@eecs.umich.edutype=CoherentBus 5447860SN/Ablock_size=64 5457860SN/Aclock=1000 5467860SN/Aheader_cycles=1 5479620Snilay@cs.wisc.edusystem=system 5487860SN/Ause_default_range=false 5499096Sandreas.hansson@arm.comwidth=8 5509265SAli.Saidi@ARM.commaster=system.physmem.port 5518893Ssaidi@eecs.umich.eduslave=system.system_port system.cpu.l2cache.mem_side 5527860SN/A 5537860SN/A[system.physmem] 5549348SAli.Saidi@ARM.comtype=SimpleDRAM 5559510Snilay@cs.wisc.eduactivation_limit=4 5569348SAli.Saidi@ARM.comaddr_mapping=openmap 5579348SAli.Saidi@ARM.combanks_per_rank=8 5589620Snilay@cs.wisc.educhannels=1 5599348SAli.Saidi@ARM.comclock=1000 5608983Snate@binkert.orgconf_table_reported=false 5618983Snate@binkert.orgin_addr_map=true 5629510Snilay@cs.wisc.edulines_per_rowbuffer=32 5639510Snilay@cs.wisc.edumem_sched_policy=frfcfs 5647860SN/Anull=false 5659348SAli.Saidi@ARM.compage_policy=open 5667860SN/Arange=0:134217727 5679348SAli.Saidi@ARM.comranks_per_channel=2 5689348SAli.Saidi@ARM.comread_buffer_size=32 5699510Snilay@cs.wisc.edutBURST=5000 5709510Snilay@cs.wisc.edutCL=13750 5719510Snilay@cs.wisc.edutRCD=13750 5729348SAli.Saidi@ARM.comtREFI=7800000 5739348SAli.Saidi@ARM.comtRFC=300000 5749510Snilay@cs.wisc.edutRP=13750 5759510Snilay@cs.wisc.edutWTR=7500 5769510Snilay@cs.wisc.edutXAW=40000 5779348SAli.Saidi@ARM.comwrite_buffer_size=32 5789348SAli.Saidi@ARM.comwrite_thresh_perc=70 5797860SN/Azero=false 5808893Ssaidi@eecs.umich.eduport=system.membus.master[0] 5817860SN/A 582