stats.txt revision 9322
13096SN/A 23096SN/A---------- Begin Simulation Statistics ---------- 39322Sandreas.hansson@arm.comsim_seconds 0.000016 # Number of seconds simulated 49322Sandreas.hansson@arm.comsim_ticks 15653000 # Number of ticks simulated 59322Sandreas.hansson@arm.comfinal_tick 15653000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 68428SN/Asim_freq 1000000000000 # Frequency of simulated ticks 79322Sandreas.hansson@arm.comhost_inst_rate 11804 # Simulator instruction rate (inst/s) 89322Sandreas.hansson@arm.comhost_op_rate 11803 # Simulator op (including micro ops) rate (op/s) 99322Sandreas.hansson@arm.comhost_tick_rate 28994780 # Simulator tick rate (ticks/s) 109322Sandreas.hansson@arm.comhost_mem_usage 217308 # Number of bytes of host memory used 119322Sandreas.hansson@arm.comhost_seconds 0.54 # Real time elapsed on the host 129150SAli.Saidi@ARM.comsim_insts 6372 # Number of instructions simulated 139150SAli.Saidi@ARM.comsim_ops 6372 # Number of ops (including micro ops) simulated 149312Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu.inst 20032 # Number of bytes read from this memory 159322Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu.data 11136 # Number of bytes read from this memory 169322Sandreas.hansson@arm.comsystem.physmem.bytes_read::total 31168 # Number of bytes read from this memory 179312Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::cpu.inst 20032 # Number of instructions bytes read from this memory 189312Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::total 20032 # Number of instructions bytes read from this memory 199312Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu.inst 313 # Number of read requests responded to by this memory 209322Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu.data 174 # Number of read requests responded to by this memory 219322Sandreas.hansson@arm.comsystem.physmem.num_reads::total 487 # Number of read requests responded to by this memory 229322Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.inst 1279754680 # Total read bandwidth from this memory (bytes/s) 239322Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.data 711429119 # Total read bandwidth from this memory (bytes/s) 249322Sandreas.hansson@arm.comsystem.physmem.bw_read::total 1991183799 # Total read bandwidth from this memory (bytes/s) 259322Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::cpu.inst 1279754680 # Instruction read bandwidth from this memory (bytes/s) 269322Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::total 1279754680 # Instruction read bandwidth from this memory (bytes/s) 279322Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.inst 1279754680 # Total bandwidth to/from this memory (bytes/s) 289322Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.data 711429119 # Total bandwidth to/from this memory (bytes/s) 299322Sandreas.hansson@arm.comsystem.physmem.bw_total::total 1991183799 # Total bandwidth to/from this memory (bytes/s) 309322Sandreas.hansson@arm.comsystem.physmem.readReqs 487 # Total number of read requests seen 319312Sandreas.hansson@arm.comsystem.physmem.writeReqs 0 # Total number of write requests seen 329322Sandreas.hansson@arm.comsystem.physmem.cpureqs 487 # Reqs generatd by CPU via cache - shady 339322Sandreas.hansson@arm.comsystem.physmem.bytesRead 31168 # Total number of bytes read from memory 349312Sandreas.hansson@arm.comsystem.physmem.bytesWritten 0 # Total number of bytes written to memory 359322Sandreas.hansson@arm.comsystem.physmem.bytesConsumedRd 31168 # bytesRead derated as per pkt->getSize() 369312Sandreas.hansson@arm.comsystem.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize() 379312Sandreas.hansson@arm.comsystem.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q 389312Sandreas.hansson@arm.comsystem.physmem.neitherReadNorWrite 0 # Reqs where no action is needed 399312Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::0 51 # Track reads on a per bank basis 409322Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::1 18 # Track reads on a per bank basis 419312Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::2 4 # Track reads on a per bank basis 429312Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::3 30 # Track reads on a per bank basis 439312Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::4 31 # Track reads on a per bank basis 449312Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::5 25 # Track reads on a per bank basis 459312Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::6 4 # Track reads on a per bank basis 469312Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::7 67 # Track reads on a per bank basis 479322Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::8 23 # Track reads on a per bank basis 489322Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::9 34 # Track reads on a per bank basis 499312Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::10 72 # Track reads on a per bank basis 509312Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::11 67 # Track reads on a per bank basis 519312Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::12 44 # Track reads on a per bank basis 529312Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::13 2 # Track reads on a per bank basis 539312Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::14 7 # Track reads on a per bank basis 549312Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::15 8 # Track reads on a per bank basis 559312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::0 0 # Track writes on a per bank basis 569312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::1 0 # Track writes on a per bank basis 579312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::2 0 # Track writes on a per bank basis 589312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::3 0 # Track writes on a per bank basis 599312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::4 0 # Track writes on a per bank basis 609312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::5 0 # Track writes on a per bank basis 619312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::6 0 # Track writes on a per bank basis 629312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::7 0 # Track writes on a per bank basis 639312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::8 0 # Track writes on a per bank basis 649312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::9 0 # Track writes on a per bank basis 659312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::10 0 # Track writes on a per bank basis 669312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::11 0 # Track writes on a per bank basis 679312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::12 0 # Track writes on a per bank basis 689312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::13 0 # Track writes on a per bank basis 699312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::14 0 # Track writes on a per bank basis 709312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis 719312Sandreas.hansson@arm.comsystem.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry 729312Sandreas.hansson@arm.comsystem.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry 739322Sandreas.hansson@arm.comsystem.physmem.totGap 15508000 # Total gap between requests 749312Sandreas.hansson@arm.comsystem.physmem.readPktSize::0 0 # Categorize read packet sizes 759312Sandreas.hansson@arm.comsystem.physmem.readPktSize::1 0 # Categorize read packet sizes 769312Sandreas.hansson@arm.comsystem.physmem.readPktSize::2 0 # Categorize read packet sizes 779312Sandreas.hansson@arm.comsystem.physmem.readPktSize::3 0 # Categorize read packet sizes 789312Sandreas.hansson@arm.comsystem.physmem.readPktSize::4 0 # Categorize read packet sizes 799312Sandreas.hansson@arm.comsystem.physmem.readPktSize::5 0 # Categorize read packet sizes 809322Sandreas.hansson@arm.comsystem.physmem.readPktSize::6 487 # Categorize read packet sizes 819312Sandreas.hansson@arm.comsystem.physmem.readPktSize::7 0 # Categorize read packet sizes 829312Sandreas.hansson@arm.comsystem.physmem.readPktSize::8 0 # Categorize read packet sizes 839312Sandreas.hansson@arm.comsystem.physmem.writePktSize::0 0 # categorize write packet sizes 849312Sandreas.hansson@arm.comsystem.physmem.writePktSize::1 0 # categorize write packet sizes 859312Sandreas.hansson@arm.comsystem.physmem.writePktSize::2 0 # categorize write packet sizes 869312Sandreas.hansson@arm.comsystem.physmem.writePktSize::3 0 # categorize write packet sizes 879312Sandreas.hansson@arm.comsystem.physmem.writePktSize::4 0 # categorize write packet sizes 889312Sandreas.hansson@arm.comsystem.physmem.writePktSize::5 0 # categorize write packet sizes 899312Sandreas.hansson@arm.comsystem.physmem.writePktSize::6 0 # categorize write packet sizes 909312Sandreas.hansson@arm.comsystem.physmem.writePktSize::7 0 # categorize write packet sizes 919312Sandreas.hansson@arm.comsystem.physmem.writePktSize::8 0 # categorize write packet sizes 929312Sandreas.hansson@arm.comsystem.physmem.neitherpktsize::0 0 # categorize neither packet sizes 939312Sandreas.hansson@arm.comsystem.physmem.neitherpktsize::1 0 # categorize neither packet sizes 949312Sandreas.hansson@arm.comsystem.physmem.neitherpktsize::2 0 # categorize neither packet sizes 959312Sandreas.hansson@arm.comsystem.physmem.neitherpktsize::3 0 # categorize neither packet sizes 969312Sandreas.hansson@arm.comsystem.physmem.neitherpktsize::4 0 # categorize neither packet sizes 979312Sandreas.hansson@arm.comsystem.physmem.neitherpktsize::5 0 # categorize neither packet sizes 989312Sandreas.hansson@arm.comsystem.physmem.neitherpktsize::6 0 # categorize neither packet sizes 999312Sandreas.hansson@arm.comsystem.physmem.neitherpktsize::7 0 # categorize neither packet sizes 1009312Sandreas.hansson@arm.comsystem.physmem.neitherpktsize::8 0 # categorize neither packet sizes 1019322Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::0 258 # What read queue length does an incoming req see 1029322Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::1 153 # What read queue length does an incoming req see 1039322Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::2 55 # What read queue length does an incoming req see 1049322Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::3 16 # What read queue length does an incoming req see 1059312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::4 5 # What read queue length does an incoming req see 1069322Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see 1079312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see 1089312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 1099312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 1109312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 1119312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 1129312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see 1139312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see 1149312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see 1159312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 1169312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 1179312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 1189312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 1199312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 1209312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 1219312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 1229312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 1239312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 1249312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 1259312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 1269312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 1279312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 1289312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 1299312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 1309312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 1319312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 1329312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 1339312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see 1349312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see 1359312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see 1369312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see 1379312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see 1389312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see 1399312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see 1409312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see 1419312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see 1429312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see 1439312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see 1449312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see 1459312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see 1469312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see 1479312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see 1489312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see 1499312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see 1509312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see 1519312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see 1529312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see 1539312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see 1549312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see 1559312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see 1569312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see 1579312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see 1589312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see 1599312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see 1609312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see 1619312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see 1629312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see 1639312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see 1649312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see 1659312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see 1669312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see 1679322Sandreas.hansson@arm.comsystem.physmem.totQLat 2668987 # Total cycles spent in queuing delays 1689322Sandreas.hansson@arm.comsystem.physmem.totMemAccLat 12414987 # Sum of mem lat for all requests 1699322Sandreas.hansson@arm.comsystem.physmem.totBusLat 1948000 # Total cycles spent in databus access 1709322Sandreas.hansson@arm.comsystem.physmem.totBankLat 7798000 # Total cycles spent in bank access 1719322Sandreas.hansson@arm.comsystem.physmem.avgQLat 5480.47 # Average queueing delay per request 1729322Sandreas.hansson@arm.comsystem.physmem.avgBankLat 16012.32 # Average bank access latency per request 1739312Sandreas.hansson@arm.comsystem.physmem.avgBusLat 4000.00 # Average bus latency per request 1749322Sandreas.hansson@arm.comsystem.physmem.avgMemAccLat 25492.79 # Average memory access latency 1759322Sandreas.hansson@arm.comsystem.physmem.avgRdBW 1991.18 # Average achieved read bandwidth in MB/s 1769312Sandreas.hansson@arm.comsystem.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s 1779322Sandreas.hansson@arm.comsystem.physmem.avgConsumedRdBW 1991.18 # Average consumed read bandwidth in MB/s 1789312Sandreas.hansson@arm.comsystem.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s 1799312Sandreas.hansson@arm.comsystem.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s 1809322Sandreas.hansson@arm.comsystem.physmem.busUtil 12.44 # Data bus utilization in percentage 1819322Sandreas.hansson@arm.comsystem.physmem.avgRdQLen 0.79 # Average read queue length over time 1829312Sandreas.hansson@arm.comsystem.physmem.avgWrQLen 0.00 # Average write queue length over time 1839322Sandreas.hansson@arm.comsystem.physmem.readRowHits 417 # Number of row buffer hits during reads 1849312Sandreas.hansson@arm.comsystem.physmem.writeRowHits 0 # Number of row buffer hits during writes 1859322Sandreas.hansson@arm.comsystem.physmem.readRowHitRate 85.63 # Row buffer hit rate for reads 1869312Sandreas.hansson@arm.comsystem.physmem.writeRowHitRate nan # Row buffer hit rate for writes 1879322Sandreas.hansson@arm.comsystem.physmem.avgGap 31843.94 # Average gap between requests 1888428SN/Asystem.cpu.dtb.fetch_hits 0 # ITB hits 1898428SN/Asystem.cpu.dtb.fetch_misses 0 # ITB misses 1908428SN/Asystem.cpu.dtb.fetch_acv 0 # ITB acv 1918428SN/Asystem.cpu.dtb.fetch_accesses 0 # ITB accesses 1929322Sandreas.hansson@arm.comsystem.cpu.dtb.read_hits 2048 # DTB read hits 1939312Sandreas.hansson@arm.comsystem.cpu.dtb.read_misses 58 # DTB read misses 1948428SN/Asystem.cpu.dtb.read_acv 0 # DTB read access violations 1959322Sandreas.hansson@arm.comsystem.cpu.dtb.read_accesses 2106 # DTB read accesses 1969322Sandreas.hansson@arm.comsystem.cpu.dtb.write_hits 1074 # DTB write hits 1979312Sandreas.hansson@arm.comsystem.cpu.dtb.write_misses 32 # DTB write misses 1988428SN/Asystem.cpu.dtb.write_acv 0 # DTB write access violations 1999322Sandreas.hansson@arm.comsystem.cpu.dtb.write_accesses 1106 # DTB write accesses 2009322Sandreas.hansson@arm.comsystem.cpu.dtb.data_hits 3122 # DTB hits 2019312Sandreas.hansson@arm.comsystem.cpu.dtb.data_misses 90 # DTB misses 2028428SN/Asystem.cpu.dtb.data_acv 0 # DTB access violations 2039322Sandreas.hansson@arm.comsystem.cpu.dtb.data_accesses 3212 # DTB accesses 2049322Sandreas.hansson@arm.comsystem.cpu.itb.fetch_hits 2395 # ITB hits 2059285Sandreas.hansson@arm.comsystem.cpu.itb.fetch_misses 38 # ITB misses 2068428SN/Asystem.cpu.itb.fetch_acv 0 # ITB acv 2079322Sandreas.hansson@arm.comsystem.cpu.itb.fetch_accesses 2433 # ITB accesses 2088428SN/Asystem.cpu.itb.read_hits 0 # DTB read hits 2098428SN/Asystem.cpu.itb.read_misses 0 # DTB read misses 2108428SN/Asystem.cpu.itb.read_acv 0 # DTB read access violations 2118428SN/Asystem.cpu.itb.read_accesses 0 # DTB read accesses 2128428SN/Asystem.cpu.itb.write_hits 0 # DTB write hits 2138428SN/Asystem.cpu.itb.write_misses 0 # DTB write misses 2148428SN/Asystem.cpu.itb.write_acv 0 # DTB write access violations 2158428SN/Asystem.cpu.itb.write_accesses 0 # DTB write accesses 2168428SN/Asystem.cpu.itb.data_hits 0 # DTB hits 2178428SN/Asystem.cpu.itb.data_misses 0 # DTB misses 2188428SN/Asystem.cpu.itb.data_acv 0 # DTB access violations 2198428SN/Asystem.cpu.itb.data_accesses 0 # DTB accesses 2208428SN/Asystem.cpu.workload.num_syscalls 17 # Number of system calls 2219322Sandreas.hansson@arm.comsystem.cpu.numCycles 31307 # number of cpu cycles simulated 2228428SN/Asystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 2238428SN/Asystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 2249322Sandreas.hansson@arm.comsystem.cpu.BPredUnit.lookups 2894 # Number of BP lookups 2259322Sandreas.hansson@arm.comsystem.cpu.BPredUnit.condPredicted 1701 # Number of conditional branches predicted 2269322Sandreas.hansson@arm.comsystem.cpu.BPredUnit.condIncorrect 520 # Number of conditional branches incorrect 2279322Sandreas.hansson@arm.comsystem.cpu.BPredUnit.BTBLookups 2227 # Number of BTB lookups 2289322Sandreas.hansson@arm.comsystem.cpu.BPredUnit.BTBHits 814 # Number of BTB hits 2298428SN/Asystem.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 2309322Sandreas.hansson@arm.comsystem.cpu.BPredUnit.usedRAS 422 # Number of times the RAS was used to get a target. 2319322Sandreas.hansson@arm.comsystem.cpu.BPredUnit.RASInCorrect 72 # Number of incorrect RAS predictions. 2329322Sandreas.hansson@arm.comsystem.cpu.fetch.icacheStallCycles 8391 # Number of cycles fetch is stalled on an Icache miss 2339322Sandreas.hansson@arm.comsystem.cpu.fetch.Insts 16487 # Number of instructions fetch has processed 2349322Sandreas.hansson@arm.comsystem.cpu.fetch.Branches 2894 # Number of branches that fetch encountered 2359322Sandreas.hansson@arm.comsystem.cpu.fetch.predictedBranches 1236 # Number of branches that fetch has predicted taken 2369322Sandreas.hansson@arm.comsystem.cpu.fetch.Cycles 2984 # Number of cycles fetch has run and was not squashing or blocked 2379322Sandreas.hansson@arm.comsystem.cpu.fetch.SquashCycles 1891 # Number of cycles fetch has spent squashing 2389322Sandreas.hansson@arm.comsystem.cpu.fetch.BlockedCycles 950 # Number of cycles fetch has spent blocked 2399285Sandreas.hansson@arm.comsystem.cpu.fetch.MiscStallCycles 24 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 2409322Sandreas.hansson@arm.comsystem.cpu.fetch.PendingTrapStallCycles 757 # Number of stall cycles due to pending traps 2419322Sandreas.hansson@arm.comsystem.cpu.fetch.CacheLines 2395 # Number of cache lines fetched 2429322Sandreas.hansson@arm.comsystem.cpu.fetch.IcacheSquashes 373 # Number of outstanding Icache misses that were squashed 2439322Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::samples 14399 # Number of instructions fetched each cycle (Total) 2449322Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::mean 1.145010 # Number of instructions fetched each cycle (Total) 2459322Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::stdev 2.528367 # Number of instructions fetched each cycle (Total) 2466291SN/Asystem.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 2479322Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::0 11415 79.28% 79.28% # Number of instructions fetched each cycle (Total) 2489322Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::1 325 2.26% 81.53% # Number of instructions fetched each cycle (Total) 2499322Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::2 232 1.61% 83.14% # Number of instructions fetched each cycle (Total) 2509322Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::3 251 1.74% 84.89% # Number of instructions fetched each cycle (Total) 2519322Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::4 272 1.89% 86.78% # Number of instructions fetched each cycle (Total) 2529322Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::5 212 1.47% 88.25% # Number of instructions fetched each cycle (Total) 2539322Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::6 276 1.92% 90.17% # Number of instructions fetched each cycle (Total) 2549322Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::7 187 1.30% 91.46% # Number of instructions fetched each cycle (Total) 2559322Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::8 1229 8.54% 100.00% # Number of instructions fetched each cycle (Total) 2566291SN/Asystem.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 2576291SN/Asystem.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 2586291SN/Asystem.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 2599322Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::total 14399 # Number of instructions fetched each cycle (Total) 2609322Sandreas.hansson@arm.comsystem.cpu.fetch.branchRate 0.092439 # Number of branch fetches per cycle 2619322Sandreas.hansson@arm.comsystem.cpu.fetch.rate 0.526623 # Number of inst fetches per cycle 2629322Sandreas.hansson@arm.comsystem.cpu.decode.IdleCycles 9352 # Number of cycles decode is idle 2639322Sandreas.hansson@arm.comsystem.cpu.decode.BlockedCycles 969 # Number of cycles decode is blocked 2649322Sandreas.hansson@arm.comsystem.cpu.decode.RunCycles 2779 # Number of cycles decode is running 2659322Sandreas.hansson@arm.comsystem.cpu.decode.UnblockCycles 88 # Number of cycles decode is unblocking 2669322Sandreas.hansson@arm.comsystem.cpu.decode.SquashCycles 1211 # Number of cycles decode is squashing 2679322Sandreas.hansson@arm.comsystem.cpu.decode.BranchResolved 252 # Number of times decode resolved a branch 2689322Sandreas.hansson@arm.comsystem.cpu.decode.BranchMispred 87 # Number of times decode detected a branch misprediction 2699322Sandreas.hansson@arm.comsystem.cpu.decode.DecodedInsts 15295 # Number of instructions handled by decode 2709312Sandreas.hansson@arm.comsystem.cpu.decode.SquashedInsts 230 # Number of squashed instructions handled by decode 2719322Sandreas.hansson@arm.comsystem.cpu.rename.SquashCycles 1211 # Number of cycles rename is squashing 2729322Sandreas.hansson@arm.comsystem.cpu.rename.IdleCycles 9558 # Number of cycles rename is idle 2739322Sandreas.hansson@arm.comsystem.cpu.rename.BlockCycles 276 # Number of cycles rename is blocking 2749322Sandreas.hansson@arm.comsystem.cpu.rename.serializeStallCycles 373 # count of cycles rename stalled for serializing inst 2759322Sandreas.hansson@arm.comsystem.cpu.rename.RunCycles 2656 # Number of cycles rename is running 2769322Sandreas.hansson@arm.comsystem.cpu.rename.UnblockCycles 325 # Number of cycles rename is unblocking 2779322Sandreas.hansson@arm.comsystem.cpu.rename.RenamedInsts 14562 # Number of instructions processed by rename 2789322Sandreas.hansson@arm.comsystem.cpu.rename.LSQFullEvents 299 # Number of times rename has blocked due to LSQ full 2799322Sandreas.hansson@arm.comsystem.cpu.rename.RenamedOperands 10896 # Number of destination operands rename has renamed 2809322Sandreas.hansson@arm.comsystem.cpu.rename.RenameLookups 18155 # Number of register rename lookups that rename has made 2819322Sandreas.hansson@arm.comsystem.cpu.rename.int_rename_lookups 18138 # Number of integer rename lookups 2828428SN/Asystem.cpu.rename.fp_rename_lookups 17 # Number of floating rename lookups 2839150SAli.Saidi@ARM.comsystem.cpu.rename.CommittedMaps 4570 # Number of HB maps that are committed 2849322Sandreas.hansson@arm.comsystem.cpu.rename.UndoneMaps 6326 # Number of HB maps that are undone due to squashing 2859322Sandreas.hansson@arm.comsystem.cpu.rename.serializingInsts 31 # count of serializing insts renamed 2869322Sandreas.hansson@arm.comsystem.cpu.rename.tempSerializingInsts 25 # count of temporary serializing insts renamed 2879322Sandreas.hansson@arm.comsystem.cpu.rename.skidInsts 714 # count of insts added to the skid buffer 2889322Sandreas.hansson@arm.comsystem.cpu.memDep0.insertedLoads 2751 # Number of loads inserted to the mem dependence unit. 2899322Sandreas.hansson@arm.comsystem.cpu.memDep0.insertedStores 1359 # Number of stores inserted to the mem dependence unit. 2909312Sandreas.hansson@arm.comsystem.cpu.memDep0.conflictingLoads 4 # Number of conflicting loads. 2918428SN/Asystem.cpu.memDep0.conflictingStores 0 # Number of conflicting stores. 2929322Sandreas.hansson@arm.comsystem.cpu.iq.iqInstsAdded 12925 # Number of instructions added to the IQ (excludes non-spec) 2939322Sandreas.hansson@arm.comsystem.cpu.iq.iqNonSpecInstsAdded 29 # Number of non-speculative instructions added to the IQ 2949322Sandreas.hansson@arm.comsystem.cpu.iq.iqInstsIssued 10660 # Number of instructions issued 2959322Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedInstsIssued 57 # Number of squashed instructions issued 2969322Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedInstsExamined 6224 # Number of squashed instructions iterated over during squash; mainly for profiling 2979322Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedOperandsExamined 3683 # Number of squashed operands that are examined and possibly removed from graph 2989322Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedNonSpecRemoved 12 # Number of squashed non-spec instructions that were removed 2999322Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::samples 14399 # Number of insts issued each cycle 3009322Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::mean 0.740329 # Number of insts issued each cycle 3019322Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::stdev 1.373860 # Number of insts issued each cycle 3028428SN/Asystem.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 3039322Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::0 9938 69.02% 69.02% # Number of insts issued each cycle 3049322Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::1 1614 11.21% 80.23% # Number of insts issued each cycle 3059322Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::2 1141 7.92% 88.15% # Number of insts issued each cycle 3069322Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::3 759 5.27% 93.42% # Number of insts issued each cycle 3079322Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::4 488 3.39% 96.81% # Number of insts issued each cycle 3089322Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::5 274 1.90% 98.72% # Number of insts issued each cycle 3099322Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::6 143 0.99% 99.71% # Number of insts issued each cycle 3109322Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::7 29 0.20% 99.91% # Number of insts issued each cycle 3119322Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::8 13 0.09% 100.00% # Number of insts issued each cycle 3128428SN/Asystem.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 3138428SN/Asystem.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 3148428SN/Asystem.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 3159322Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::total 14399 # Number of insts issued each cycle 3168428SN/Asystem.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 3179322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntAlu 9 7.89% 7.89% # attempts to use FU when none available 3189322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntMult 0 0.00% 7.89% # attempts to use FU when none available 3199322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntDiv 0 0.00% 7.89% # attempts to use FU when none available 3209322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatAdd 0 0.00% 7.89% # attempts to use FU when none available 3219322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatCmp 0 0.00% 7.89% # attempts to use FU when none available 3229322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatCvt 0 0.00% 7.89% # attempts to use FU when none available 3239322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatMult 0 0.00% 7.89% # attempts to use FU when none available 3249322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatDiv 0 0.00% 7.89% # attempts to use FU when none available 3259322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatSqrt 0 0.00% 7.89% # attempts to use FU when none available 3269322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAdd 0 0.00% 7.89% # attempts to use FU when none available 3279322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAddAcc 0 0.00% 7.89% # attempts to use FU when none available 3289322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAlu 0 0.00% 7.89% # attempts to use FU when none available 3299322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdCmp 0 0.00% 7.89% # attempts to use FU when none available 3309322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdCvt 0 0.00% 7.89% # attempts to use FU when none available 3319322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMisc 0 0.00% 7.89% # attempts to use FU when none available 3329322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMult 0 0.00% 7.89% # attempts to use FU when none available 3339322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMultAcc 0 0.00% 7.89% # attempts to use FU when none available 3349322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdShift 0 0.00% 7.89% # attempts to use FU when none available 3359322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 7.89% # attempts to use FU when none available 3369322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdSqrt 0 0.00% 7.89% # attempts to use FU when none available 3379322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 7.89% # attempts to use FU when none available 3389322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 7.89% # attempts to use FU when none available 3399322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 7.89% # attempts to use FU when none available 3409322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 7.89% # attempts to use FU when none available 3419322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 7.89% # attempts to use FU when none available 3429322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 7.89% # attempts to use FU when none available 3439322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMult 0 0.00% 7.89% # attempts to use FU when none available 3449322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 7.89% # attempts to use FU when none available 3459322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 7.89% # attempts to use FU when none available 3469322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::MemRead 66 57.89% 65.79% # attempts to use FU when none available 3479322Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::MemWrite 39 34.21% 100.00% # attempts to use FU when none available 3488428SN/Asystem.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 3498428SN/Asystem.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 3508241SN/Asystem.cpu.iq.FU_type_0::No_OpClass 2 0.02% 0.02% # Type of FU issued 3519322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntAlu 7159 67.16% 67.18% # Type of FU issued 3529322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntMult 1 0.01% 67.19% # Type of FU issued 3539322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.19% # Type of FU issued 3549322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatAdd 2 0.02% 67.20% # Type of FU issued 3559322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.20% # Type of FU issued 3569322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.20% # Type of FU issued 3579322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.20% # Type of FU issued 3589322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.20% # Type of FU issued 3599322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.20% # Type of FU issued 3609322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.20% # Type of FU issued 3619322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.20% # Type of FU issued 3629322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.20% # Type of FU issued 3639322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.20% # Type of FU issued 3649322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.20% # Type of FU issued 3659322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.20% # Type of FU issued 3669322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.20% # Type of FU issued 3679322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.20% # Type of FU issued 3689322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.20% # Type of FU issued 3699322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.20% # Type of FU issued 3709322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.20% # Type of FU issued 3719322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.20% # Type of FU issued 3729322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.20% # Type of FU issued 3739322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.20% # Type of FU issued 3749322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.20% # Type of FU issued 3759322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.20% # Type of FU issued 3769322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.20% # Type of FU issued 3779322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.20% # Type of FU issued 3789322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.20% # Type of FU issued 3799322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.20% # Type of FU issued 3809322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::MemRead 2350 22.05% 89.25% # Type of FU issued 3819322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::MemWrite 1146 10.75% 100.00% # Type of FU issued 3828241SN/Asystem.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 3838241SN/Asystem.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 3849322Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::total 10660 # Type of FU issued 3859322Sandreas.hansson@arm.comsystem.cpu.iq.rate 0.340499 # Inst issue rate 3869322Sandreas.hansson@arm.comsystem.cpu.iq.fu_busy_cnt 114 # FU busy when requested 3879322Sandreas.hansson@arm.comsystem.cpu.iq.fu_busy_rate 0.010694 # FU busy rate (busy events/executed inst) 3889322Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_reads 35869 # Number of integer instruction queue reads 3899322Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_writes 19185 # Number of integer instruction queue writes 3909322Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_wakeup_accesses 9545 # Number of integer instruction queue wakeup accesses 3918428SN/Asystem.cpu.iq.fp_inst_queue_reads 21 # Number of floating instruction queue reads 3928428SN/Asystem.cpu.iq.fp_inst_queue_writes 10 # Number of floating instruction queue writes 3938428SN/Asystem.cpu.iq.fp_inst_queue_wakeup_accesses 10 # Number of floating instruction queue wakeup accesses 3949322Sandreas.hansson@arm.comsystem.cpu.iq.int_alu_accesses 10761 # Number of integer alu accesses 3958428SN/Asystem.cpu.iq.fp_alu_accesses 11 # Number of floating point alu accesses 3969322Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.forwLoads 78 # Number of loads that had data forwarded from stores 3978428SN/Asystem.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 3989322Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.squashedLoads 1568 # Number of loads squashed 3999285Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.ignoredResponses 2 # Number of memory responses ignored because the instruction is squashed 4009322Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.memOrderViolation 19 # Number of memory ordering violations 4019322Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.squashedStores 494 # Number of stores squashed 4028428SN/Asystem.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 4038428SN/Asystem.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 4048428SN/Asystem.cpu.iew.lsq.thread0.rescheduledLoads 1 # Number of loads that were rescheduled 4059322Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.cacheBlocked 92 # Number of times an access to memory failed due to the cache being blocked 4068428SN/Asystem.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 4079322Sandreas.hansson@arm.comsystem.cpu.iew.iewSquashCycles 1211 # Number of cycles IEW is squashing 4089322Sandreas.hansson@arm.comsystem.cpu.iew.iewBlockCycles 18 # Number of cycles IEW is blocking 4099322Sandreas.hansson@arm.comsystem.cpu.iew.iewUnblockCycles 2 # Number of cycles IEW is unblocking 4109322Sandreas.hansson@arm.comsystem.cpu.iew.iewDispatchedInsts 13042 # Number of instructions dispatched to IQ 4119322Sandreas.hansson@arm.comsystem.cpu.iew.iewDispSquashedInsts 178 # Number of squashed instructions skipped by dispatch 4129322Sandreas.hansson@arm.comsystem.cpu.iew.iewDispLoadInsts 2751 # Number of dispatched load instructions 4139322Sandreas.hansson@arm.comsystem.cpu.iew.iewDispStoreInsts 1359 # Number of dispatched store instructions 4149322Sandreas.hansson@arm.comsystem.cpu.iew.iewDispNonSpecInsts 29 # Number of dispatched non-speculative instructions 4159312Sandreas.hansson@arm.comsystem.cpu.iew.iewIQFullEvents 0 # Number of times the IQ has become full, causing a stall 4168428SN/Asystem.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall 4179322Sandreas.hansson@arm.comsystem.cpu.iew.memOrderViolationEvents 19 # Number of memory order violations 4189322Sandreas.hansson@arm.comsystem.cpu.iew.predictedTakenIncorrect 144 # Number of branches that were predicted taken incorrectly 4199322Sandreas.hansson@arm.comsystem.cpu.iew.predictedNotTakenIncorrect 376 # Number of branches that were predicted not taken incorrectly 4209322Sandreas.hansson@arm.comsystem.cpu.iew.branchMispredicts 520 # Number of branch mispredicts detected at execute 4219322Sandreas.hansson@arm.comsystem.cpu.iew.iewExecutedInsts 10013 # Number of executed instructions 4229322Sandreas.hansson@arm.comsystem.cpu.iew.iewExecLoadInsts 2117 # Number of load instructions executed 4239322Sandreas.hansson@arm.comsystem.cpu.iew.iewExecSquashedInsts 647 # Number of squashed instructions skipped in execute 4248428SN/Asystem.cpu.iew.exec_swp 0 # number of swp insts executed 4259322Sandreas.hansson@arm.comsystem.cpu.iew.exec_nop 88 # number of nop insts executed 4269322Sandreas.hansson@arm.comsystem.cpu.iew.exec_refs 3225 # number of memory reference insts executed 4279322Sandreas.hansson@arm.comsystem.cpu.iew.exec_branches 1609 # Number of branches executed 4289322Sandreas.hansson@arm.comsystem.cpu.iew.exec_stores 1108 # Number of stores executed 4299322Sandreas.hansson@arm.comsystem.cpu.iew.exec_rate 0.319833 # Inst execution rate 4309322Sandreas.hansson@arm.comsystem.cpu.iew.wb_sent 9713 # cumulative count of insts sent to commit 4319322Sandreas.hansson@arm.comsystem.cpu.iew.wb_count 9555 # cumulative count of insts written-back 4329322Sandreas.hansson@arm.comsystem.cpu.iew.wb_producers 5016 # num instructions producing a value 4339322Sandreas.hansson@arm.comsystem.cpu.iew.wb_consumers 6802 # num instructions consuming a value 4348428SN/Asystem.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 4359322Sandreas.hansson@arm.comsystem.cpu.iew.wb_rate 0.305203 # insts written-back per cycle 4369322Sandreas.hansson@arm.comsystem.cpu.iew.wb_fanout 0.737430 # average fanout of values written-back 4378428SN/Asystem.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 4389322Sandreas.hansson@arm.comsystem.cpu.commit.commitSquashedInsts 6652 # The number of squashed insts skipped by commit 4398428SN/Asystem.cpu.commit.commitNonSpecStalls 17 # The number of times commit has been forced to stall to communicate backwards 4409322Sandreas.hansson@arm.comsystem.cpu.commit.branchMispredicts 438 # The number of times a branch was mispredicted 4419322Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::samples 13188 # Number of insts commited each cycle 4429322Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::mean 0.484456 # Number of insts commited each cycle 4439322Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::stdev 1.302208 # Number of insts commited each cycle 4448428SN/Asystem.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 4459322Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::0 10412 78.95% 78.95% # Number of insts commited each cycle 4469322Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::1 1478 11.21% 90.16% # Number of insts commited each cycle 4479322Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::2 518 3.93% 94.09% # Number of insts commited each cycle 4489322Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::3 238 1.80% 95.89% # Number of insts commited each cycle 4499322Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::4 160 1.21% 97.10% # Number of insts commited each cycle 4509322Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::5 94 0.71% 97.82% # Number of insts commited each cycle 4519322Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::6 109 0.83% 98.64% # Number of insts commited each cycle 4529322Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::7 35 0.27% 98.91% # Number of insts commited each cycle 4539322Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::8 144 1.09% 100.00% # Number of insts commited each cycle 4548428SN/Asystem.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 4558428SN/Asystem.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 4568428SN/Asystem.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 4579322Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::total 13188 # Number of insts commited each cycle 4589150SAli.Saidi@ARM.comsystem.cpu.commit.committedInsts 6389 # Number of instructions committed 4599150SAli.Saidi@ARM.comsystem.cpu.commit.committedOps 6389 # Number of ops (including micro ops) committed 4608428SN/Asystem.cpu.commit.swp_count 0 # Number of s/w prefetches committed 4619150SAli.Saidi@ARM.comsystem.cpu.commit.refs 2048 # Number of memory references committed 4629150SAli.Saidi@ARM.comsystem.cpu.commit.loads 1183 # Number of loads committed 4638428SN/Asystem.cpu.commit.membars 0 # Number of memory barriers committed 4649150SAli.Saidi@ARM.comsystem.cpu.commit.branches 1050 # Number of branches committed 4658428SN/Asystem.cpu.commit.fp_insts 10 # Number of committed floating point instructions. 4669150SAli.Saidi@ARM.comsystem.cpu.commit.int_insts 6307 # Number of committed integer instructions. 4678428SN/Asystem.cpu.commit.function_calls 127 # Number of function calls committed. 4689322Sandreas.hansson@arm.comsystem.cpu.commit.bw_lim_events 144 # number cycles where commit BW limit reached 4698428SN/Asystem.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits 4709322Sandreas.hansson@arm.comsystem.cpu.rob.rob_reads 25734 # The number of ROB reads 4719322Sandreas.hansson@arm.comsystem.cpu.rob.rob_writes 27303 # The number of ROB writes 4729322Sandreas.hansson@arm.comsystem.cpu.timesIdled 259 # Number of times that the entire CPU went into an idle state and unscheduled itself 4739322Sandreas.hansson@arm.comsystem.cpu.idleCycles 16908 # Total number of cycles that the CPU has spent unscheduled due to idling 4749150SAli.Saidi@ARM.comsystem.cpu.committedInsts 6372 # Number of Instructions Simulated 4759150SAli.Saidi@ARM.comsystem.cpu.committedOps 6372 # Number of Ops (including micro ops) Simulated 4769150SAli.Saidi@ARM.comsystem.cpu.committedInsts_total 6372 # Number of Instructions Simulated 4779322Sandreas.hansson@arm.comsystem.cpu.cpi 4.913214 # CPI: Cycles Per Instruction 4789322Sandreas.hansson@arm.comsystem.cpu.cpi_total 4.913214 # CPI: Total CPI of All Threads 4799322Sandreas.hansson@arm.comsystem.cpu.ipc 0.203533 # IPC: Instructions Per Cycle 4809322Sandreas.hansson@arm.comsystem.cpu.ipc_total 0.203533 # IPC: Total IPC of All Threads 4819322Sandreas.hansson@arm.comsystem.cpu.int_regfile_reads 12695 # number of integer regfile reads 4829322Sandreas.hansson@arm.comsystem.cpu.int_regfile_writes 7186 # number of integer regfile writes 4838428SN/Asystem.cpu.fp_regfile_reads 8 # number of floating regfile reads 4848428SN/Asystem.cpu.fp_regfile_writes 2 # number of floating regfile writes 4858428SN/Asystem.cpu.misc_regfile_reads 1 # number of misc regfile reads 4868428SN/Asystem.cpu.misc_regfile_writes 1 # number of misc regfile writes 4878428SN/Asystem.cpu.icache.replacements 0 # number of replacements 4889322Sandreas.hansson@arm.comsystem.cpu.icache.tagsinuse 160.377030 # Cycle average of tags in use 4899322Sandreas.hansson@arm.comsystem.cpu.icache.total_refs 1916 # Total number of references to valid blocks. 4909312Sandreas.hansson@arm.comsystem.cpu.icache.sampled_refs 314 # Sample count of references to valid blocks. 4919322Sandreas.hansson@arm.comsystem.cpu.icache.avg_refs 6.101911 # Average number of references to valid blocks. 4928428SN/Asystem.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 4939322Sandreas.hansson@arm.comsystem.cpu.icache.occ_blocks::cpu.inst 160.377030 # Average occupied blocks per requestor 4949322Sandreas.hansson@arm.comsystem.cpu.icache.occ_percent::cpu.inst 0.078309 # Average percentage of cache occupancy 4959322Sandreas.hansson@arm.comsystem.cpu.icache.occ_percent::total 0.078309 # Average percentage of cache occupancy 4969322Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_hits::cpu.inst 1916 # number of ReadReq hits 4979322Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_hits::total 1916 # number of ReadReq hits 4989322Sandreas.hansson@arm.comsystem.cpu.icache.demand_hits::cpu.inst 1916 # number of demand (read+write) hits 4999322Sandreas.hansson@arm.comsystem.cpu.icache.demand_hits::total 1916 # number of demand (read+write) hits 5009322Sandreas.hansson@arm.comsystem.cpu.icache.overall_hits::cpu.inst 1916 # number of overall hits 5019322Sandreas.hansson@arm.comsystem.cpu.icache.overall_hits::total 1916 # number of overall hits 5029322Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_misses::cpu.inst 479 # number of ReadReq misses 5039322Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_misses::total 479 # number of ReadReq misses 5049322Sandreas.hansson@arm.comsystem.cpu.icache.demand_misses::cpu.inst 479 # number of demand (read+write) misses 5059322Sandreas.hansson@arm.comsystem.cpu.icache.demand_misses::total 479 # number of demand (read+write) misses 5069322Sandreas.hansson@arm.comsystem.cpu.icache.overall_misses::cpu.inst 479 # number of overall misses 5079322Sandreas.hansson@arm.comsystem.cpu.icache.overall_misses::total 479 # number of overall misses 5089322Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_latency::cpu.inst 21334000 # number of ReadReq miss cycles 5099322Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_latency::total 21334000 # number of ReadReq miss cycles 5109322Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_latency::cpu.inst 21334000 # number of demand (read+write) miss cycles 5119322Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_latency::total 21334000 # number of demand (read+write) miss cycles 5129322Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_latency::cpu.inst 21334000 # number of overall miss cycles 5139322Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_latency::total 21334000 # number of overall miss cycles 5149322Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_accesses::cpu.inst 2395 # number of ReadReq accesses(hits+misses) 5159322Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_accesses::total 2395 # number of ReadReq accesses(hits+misses) 5169322Sandreas.hansson@arm.comsystem.cpu.icache.demand_accesses::cpu.inst 2395 # number of demand (read+write) accesses 5179322Sandreas.hansson@arm.comsystem.cpu.icache.demand_accesses::total 2395 # number of demand (read+write) accesses 5189322Sandreas.hansson@arm.comsystem.cpu.icache.overall_accesses::cpu.inst 2395 # number of overall (read+write) accesses 5199322Sandreas.hansson@arm.comsystem.cpu.icache.overall_accesses::total 2395 # number of overall (read+write) accesses 5209322Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.200000 # miss rate for ReadReq accesses 5219322Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_rate::total 0.200000 # miss rate for ReadReq accesses 5229322Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_rate::cpu.inst 0.200000 # miss rate for demand accesses 5239322Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_rate::total 0.200000 # miss rate for demand accesses 5249322Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_rate::cpu.inst 0.200000 # miss rate for overall accesses 5259322Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_rate::total 0.200000 # miss rate for overall accesses 5269322Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 44538.622129 # average ReadReq miss latency 5279322Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::total 44538.622129 # average ReadReq miss latency 5289322Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_miss_latency::cpu.inst 44538.622129 # average overall miss latency 5299322Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_miss_latency::total 44538.622129 # average overall miss latency 5309322Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_miss_latency::cpu.inst 44538.622129 # average overall miss latency 5319322Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_miss_latency::total 44538.622129 # average overall miss latency 5328428SN/Asystem.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 5338428SN/Asystem.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 5348428SN/Asystem.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 5358428SN/Asystem.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 5368983Snate@binkert.orgsystem.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 5378983Snate@binkert.orgsystem.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 5388428SN/Asystem.cpu.icache.fast_writes 0 # number of fast writes performed 5398428SN/Asystem.cpu.icache.cache_copies 0 # number of cache copies performed 5409322Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_hits::cpu.inst 165 # number of ReadReq MSHR hits 5419322Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_hits::total 165 # number of ReadReq MSHR hits 5429322Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_hits::cpu.inst 165 # number of demand (read+write) MSHR hits 5439322Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_hits::total 165 # number of demand (read+write) MSHR hits 5449322Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_hits::cpu.inst 165 # number of overall MSHR hits 5459322Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_hits::total 165 # number of overall MSHR hits 5469312Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 314 # number of ReadReq MSHR misses 5479312Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_misses::total 314 # number of ReadReq MSHR misses 5489312Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_misses::cpu.inst 314 # number of demand (read+write) MSHR misses 5499312Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_misses::total 314 # number of demand (read+write) MSHR misses 5509312Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_misses::cpu.inst 314 # number of overall MSHR misses 5519312Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_misses::total 314 # number of overall MSHR misses 5529322Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 15306500 # number of ReadReq MSHR miss cycles 5539322Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::total 15306500 # number of ReadReq MSHR miss cycles 5549322Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 15306500 # number of demand (read+write) MSHR miss cycles 5559322Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_latency::total 15306500 # number of demand (read+write) MSHR miss cycles 5569322Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 15306500 # number of overall MSHR miss cycles 5579322Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_latency::total 15306500 # number of overall MSHR miss cycles 5589322Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.131106 # mshr miss rate for ReadReq accesses 5599322Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::total 0.131106 # mshr miss rate for ReadReq accesses 5609322Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.131106 # mshr miss rate for demand accesses 5619322Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_rate::total 0.131106 # mshr miss rate for demand accesses 5629322Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.131106 # mshr miss rate for overall accesses 5639322Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_rate::total 0.131106 # mshr miss rate for overall accesses 5649322Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48746.815287 # average ReadReq mshr miss latency 5659322Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48746.815287 # average ReadReq mshr miss latency 5669322Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48746.815287 # average overall mshr miss latency 5679322Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::total 48746.815287 # average overall mshr miss latency 5689322Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48746.815287 # average overall mshr miss latency 5699322Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::total 48746.815287 # average overall mshr miss latency 5708428SN/Asystem.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 5718428SN/Asystem.cpu.dcache.replacements 0 # number of replacements 5729322Sandreas.hansson@arm.comsystem.cpu.dcache.tagsinuse 107.831538 # Cycle average of tags in use 5739322Sandreas.hansson@arm.comsystem.cpu.dcache.total_refs 2240 # Total number of references to valid blocks. 5749322Sandreas.hansson@arm.comsystem.cpu.dcache.sampled_refs 174 # Sample count of references to valid blocks. 5759322Sandreas.hansson@arm.comsystem.cpu.dcache.avg_refs 12.873563 # Average number of references to valid blocks. 5768428SN/Asystem.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 5779322Sandreas.hansson@arm.comsystem.cpu.dcache.occ_blocks::cpu.data 107.831538 # Average occupied blocks per requestor 5789322Sandreas.hansson@arm.comsystem.cpu.dcache.occ_percent::cpu.data 0.026326 # Average percentage of cache occupancy 5799322Sandreas.hansson@arm.comsystem.cpu.dcache.occ_percent::total 0.026326 # Average percentage of cache occupancy 5809322Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_hits::cpu.data 1734 # number of ReadReq hits 5819322Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_hits::total 1734 # number of ReadReq hits 5829322Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_hits::cpu.data 506 # number of WriteReq hits 5839322Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_hits::total 506 # number of WriteReq hits 5849322Sandreas.hansson@arm.comsystem.cpu.dcache.demand_hits::cpu.data 2240 # number of demand (read+write) hits 5859322Sandreas.hansson@arm.comsystem.cpu.dcache.demand_hits::total 2240 # number of demand (read+write) hits 5869322Sandreas.hansson@arm.comsystem.cpu.dcache.overall_hits::cpu.data 2240 # number of overall hits 5879322Sandreas.hansson@arm.comsystem.cpu.dcache.overall_hits::total 2240 # number of overall hits 5889322Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_misses::cpu.data 160 # number of ReadReq misses 5899322Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_misses::total 160 # number of ReadReq misses 5909322Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_misses::cpu.data 359 # number of WriteReq misses 5919322Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_misses::total 359 # number of WriteReq misses 5929312Sandreas.hansson@arm.comsystem.cpu.dcache.demand_misses::cpu.data 519 # number of demand (read+write) misses 5939312Sandreas.hansson@arm.comsystem.cpu.dcache.demand_misses::total 519 # number of demand (read+write) misses 5949312Sandreas.hansson@arm.comsystem.cpu.dcache.overall_misses::cpu.data 519 # number of overall misses 5959312Sandreas.hansson@arm.comsystem.cpu.dcache.overall_misses::total 519 # number of overall misses 5969322Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_latency::cpu.data 8308500 # number of ReadReq miss cycles 5979322Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_latency::total 8308500 # number of ReadReq miss cycles 5989322Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_latency::cpu.data 15746484 # number of WriteReq miss cycles 5999322Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_latency::total 15746484 # number of WriteReq miss cycles 6009322Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_latency::cpu.data 24054984 # number of demand (read+write) miss cycles 6019322Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_latency::total 24054984 # number of demand (read+write) miss cycles 6029322Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_latency::cpu.data 24054984 # number of overall miss cycles 6039322Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_latency::total 24054984 # number of overall miss cycles 6049322Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_accesses::cpu.data 1894 # number of ReadReq accesses(hits+misses) 6059322Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_accesses::total 1894 # number of ReadReq accesses(hits+misses) 6068835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_accesses::cpu.data 865 # number of WriteReq accesses(hits+misses) 6078835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_accesses::total 865 # number of WriteReq accesses(hits+misses) 6089322Sandreas.hansson@arm.comsystem.cpu.dcache.demand_accesses::cpu.data 2759 # number of demand (read+write) accesses 6099322Sandreas.hansson@arm.comsystem.cpu.dcache.demand_accesses::total 2759 # number of demand (read+write) accesses 6109322Sandreas.hansson@arm.comsystem.cpu.dcache.overall_accesses::cpu.data 2759 # number of overall (read+write) accesses 6119322Sandreas.hansson@arm.comsystem.cpu.dcache.overall_accesses::total 2759 # number of overall (read+write) accesses 6129322Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.084477 # miss rate for ReadReq accesses 6139322Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_rate::total 0.084477 # miss rate for ReadReq accesses 6149322Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.415029 # miss rate for WriteReq accesses 6159322Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_rate::total 0.415029 # miss rate for WriteReq accesses 6169322Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_rate::cpu.data 0.188112 # miss rate for demand accesses 6179322Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_rate::total 0.188112 # miss rate for demand accesses 6189322Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_rate::cpu.data 0.188112 # miss rate for overall accesses 6199322Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_rate::total 0.188112 # miss rate for overall accesses 6209322Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 51928.125000 # average ReadReq miss latency 6219322Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::total 51928.125000 # average ReadReq miss latency 6229322Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 43862.072423 # average WriteReq miss latency 6239322Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::total 43862.072423 # average WriteReq miss latency 6249322Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_miss_latency::cpu.data 46348.716763 # average overall miss latency 6259322Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_miss_latency::total 46348.716763 # average overall miss latency 6269322Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_miss_latency::cpu.data 46348.716763 # average overall miss latency 6279322Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_miss_latency::total 46348.716763 # average overall miss latency 6289322Sandreas.hansson@arm.comsystem.cpu.dcache.blocked_cycles::no_mshrs 810 # number of cycles access was blocked 6298428SN/Asystem.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 6309322Sandreas.hansson@arm.comsystem.cpu.dcache.blocked::no_mshrs 28 # number of cycles access was blocked 6318428SN/Asystem.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 6329322Sandreas.hansson@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_mshrs 28.928571 # average number of cycles each access was blocked 6338983Snate@binkert.orgsystem.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 6348428SN/Asystem.cpu.dcache.fast_writes 0 # number of fast writes performed 6358428SN/Asystem.cpu.dcache.cache_copies 0 # number of cache copies performed 6369322Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::cpu.data 59 # number of ReadReq MSHR hits 6379322Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::total 59 # number of ReadReq MSHR hits 6389322Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::cpu.data 286 # number of WriteReq MSHR hits 6399322Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::total 286 # number of WriteReq MSHR hits 6409322Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_hits::cpu.data 345 # number of demand (read+write) MSHR hits 6419322Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_hits::total 345 # number of demand (read+write) MSHR hits 6429322Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_hits::cpu.data 345 # number of overall MSHR hits 6439322Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_hits::total 345 # number of overall MSHR hits 6449312Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 101 # number of ReadReq MSHR misses 6459312Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::total 101 # number of ReadReq MSHR misses 6469322Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 73 # number of WriteReq MSHR misses 6479322Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::total 73 # number of WriteReq MSHR misses 6489322Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_misses::cpu.data 174 # number of demand (read+write) MSHR misses 6499322Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_misses::total 174 # number of demand (read+write) MSHR misses 6509322Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_misses::cpu.data 174 # number of overall MSHR misses 6519322Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_misses::total 174 # number of overall MSHR misses 6529322Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 6029500 # number of ReadReq MSHR miss cycles 6539322Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::total 6029500 # number of ReadReq MSHR miss cycles 6549322Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3803500 # number of WriteReq MSHR miss cycles 6559322Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::total 3803500 # number of WriteReq MSHR miss cycles 6569322Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 9833000 # number of demand (read+write) MSHR miss cycles 6579322Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::total 9833000 # number of demand (read+write) MSHR miss cycles 6589322Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 9833000 # number of overall MSHR miss cycles 6599322Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::total 9833000 # number of overall MSHR miss cycles 6609322Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.053326 # mshr miss rate for ReadReq accesses 6619322Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::total 0.053326 # mshr miss rate for ReadReq accesses 6629322Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.084393 # mshr miss rate for WriteReq accesses 6639322Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::total 0.084393 # mshr miss rate for WriteReq accesses 6649322Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.063066 # mshr miss rate for demand accesses 6659322Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::total 0.063066 # mshr miss rate for demand accesses 6669322Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.063066 # mshr miss rate for overall accesses 6679322Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::total 0.063066 # mshr miss rate for overall accesses 6689322Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 59698.019802 # average ReadReq mshr miss latency 6699322Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59698.019802 # average ReadReq mshr miss latency 6709322Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52102.739726 # average WriteReq mshr miss latency 6719322Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52102.739726 # average WriteReq mshr miss latency 6729322Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 56511.494253 # average overall mshr miss latency 6739322Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::total 56511.494253 # average overall mshr miss latency 6749322Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 56511.494253 # average overall mshr miss latency 6759322Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::total 56511.494253 # average overall mshr miss latency 6768428SN/Asystem.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 6778428SN/Asystem.cpu.l2cache.replacements 0 # number of replacements 6789322Sandreas.hansson@arm.comsystem.cpu.l2cache.tagsinuse 220.955415 # Cycle average of tags in use 6798428SN/Asystem.cpu.l2cache.total_refs 1 # Total number of references to valid blocks. 6809322Sandreas.hansson@arm.comsystem.cpu.l2cache.sampled_refs 414 # Sample count of references to valid blocks. 6819322Sandreas.hansson@arm.comsystem.cpu.l2cache.avg_refs 0.002415 # Average number of references to valid blocks. 6828428SN/Asystem.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 6839322Sandreas.hansson@arm.comsystem.cpu.l2cache.occ_blocks::cpu.inst 160.525117 # Average occupied blocks per requestor 6849322Sandreas.hansson@arm.comsystem.cpu.l2cache.occ_blocks::cpu.data 60.430298 # Average occupied blocks per requestor 6859322Sandreas.hansson@arm.comsystem.cpu.l2cache.occ_percent::cpu.inst 0.004899 # Average percentage of cache occupancy 6869322Sandreas.hansson@arm.comsystem.cpu.l2cache.occ_percent::cpu.data 0.001844 # Average percentage of cache occupancy 6879322Sandreas.hansson@arm.comsystem.cpu.l2cache.occ_percent::total 0.006743 # Average percentage of cache occupancy 6888835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_hits::cpu.inst 1 # number of ReadReq hits 6898835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_hits::total 1 # number of ReadReq hits 6908835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_hits::cpu.inst 1 # number of demand (read+write) hits 6918835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_hits::total 1 # number of demand (read+write) hits 6928835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_hits::cpu.inst 1 # number of overall hits 6938835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_hits::total 1 # number of overall hits 6949312Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::cpu.inst 313 # number of ReadReq misses 6959322Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::cpu.data 101 # number of ReadReq misses 6969322Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::total 414 # number of ReadReq misses 6979096Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_misses::cpu.data 73 # number of ReadExReq misses 6989096Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_misses::total 73 # number of ReadExReq misses 6999312Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::cpu.inst 313 # number of demand (read+write) misses 7009322Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::cpu.data 174 # number of demand (read+write) misses 7019322Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::total 487 # number of demand (read+write) misses 7029312Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::cpu.inst 313 # number of overall misses 7039322Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::cpu.data 174 # number of overall misses 7049322Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::total 487 # number of overall misses 7059322Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.inst 14981000 # number of ReadReq miss cycles 7069322Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.data 5921000 # number of ReadReq miss cycles 7079322Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::total 20902000 # number of ReadReq miss cycles 7089322Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3727500 # number of ReadExReq miss cycles 7099322Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::total 3727500 # number of ReadExReq miss cycles 7109322Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.inst 14981000 # number of demand (read+write) miss cycles 7119322Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.data 9648500 # number of demand (read+write) miss cycles 7129322Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::total 24629500 # number of demand (read+write) miss cycles 7139322Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.inst 14981000 # number of overall miss cycles 7149322Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.data 9648500 # number of overall miss cycles 7159322Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::total 24629500 # number of overall miss cycles 7169312Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses::cpu.inst 314 # number of ReadReq accesses(hits+misses) 7179322Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses::cpu.data 101 # number of ReadReq accesses(hits+misses) 7189322Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses::total 415 # number of ReadReq accesses(hits+misses) 7199096Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_accesses::cpu.data 73 # number of ReadExReq accesses(hits+misses) 7209096Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_accesses::total 73 # number of ReadExReq accesses(hits+misses) 7219312Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::cpu.inst 314 # number of demand (read+write) accesses 7229322Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::cpu.data 174 # number of demand (read+write) accesses 7239322Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::total 488 # number of demand (read+write) accesses 7249312Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::cpu.inst 314 # number of overall (read+write) accesses 7259322Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::cpu.data 174 # number of overall (read+write) accesses 7269322Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::total 488 # number of overall (read+write) accesses 7279312Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.996815 # miss rate for ReadReq accesses 7288835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses 7299322Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::total 0.997590 # miss rate for ReadReq accesses 7308835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses 7319055Ssaidi@eecs.umich.edusystem.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses 7329312Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.996815 # miss rate for demand accesses 7338835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses 7349322Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::total 0.997951 # miss rate for demand accesses 7359312Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.996815 # miss rate for overall accesses 7368835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses 7379322Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::total 0.997951 # miss rate for overall accesses 7389322Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 47862.619808 # average ReadReq miss latency 7399322Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 58623.762376 # average ReadReq miss latency 7409322Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::total 50487.922705 # average ReadReq miss latency 7419322Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 51061.643836 # average ReadExReq miss latency 7429322Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::total 51061.643836 # average ReadExReq miss latency 7439322Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 47862.619808 # average overall miss latency 7449322Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 55451.149425 # average overall miss latency 7459322Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::total 50573.921971 # average overall miss latency 7469322Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 47862.619808 # average overall miss latency 7479322Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 55451.149425 # average overall miss latency 7489322Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::total 50573.921971 # average overall miss latency 7498428SN/Asystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 7508428SN/Asystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 7518428SN/Asystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 7528428SN/Asystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 7538983Snate@binkert.orgsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 7548983Snate@binkert.orgsystem.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 7558428SN/Asystem.cpu.l2cache.fast_writes 0 # number of fast writes performed 7568428SN/Asystem.cpu.l2cache.cache_copies 0 # number of cache copies performed 7579312Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 313 # number of ReadReq MSHR misses 7589322Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.data 101 # number of ReadReq MSHR misses 7599322Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::total 414 # number of ReadReq MSHR misses 7609096Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 73 # number of ReadExReq MSHR misses 7619096Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::total 73 # number of ReadExReq MSHR misses 7629312Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.inst 313 # number of demand (read+write) MSHR misses 7639322Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.data 174 # number of demand (read+write) MSHR misses 7649322Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::total 487 # number of demand (read+write) MSHR misses 7659312Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.inst 313 # number of overall MSHR misses 7669322Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.data 174 # number of overall MSHR misses 7679322Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::total 487 # number of overall MSHR misses 7689322Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 11042494 # number of ReadReq MSHR miss cycles 7699322Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 4678584 # number of ReadReq MSHR miss cycles 7709322Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::total 15721078 # number of ReadReq MSHR miss cycles 7719322Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2834058 # number of ReadExReq MSHR miss cycles 7729322Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2834058 # number of ReadExReq MSHR miss cycles 7739322Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 11042494 # number of demand (read+write) MSHR miss cycles 7749322Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 7512642 # number of demand (read+write) MSHR miss cycles 7759322Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::total 18555136 # number of demand (read+write) MSHR miss cycles 7769322Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 11042494 # number of overall MSHR miss cycles 7779322Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 7512642 # number of overall MSHR miss cycles 7789322Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::total 18555136 # number of overall MSHR miss cycles 7799312Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996815 # mshr miss rate for ReadReq accesses 7808835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses 7819322Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.997590 # mshr miss rate for ReadReq accesses 7828835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses 7839055Ssaidi@eecs.umich.edusystem.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses 7849312Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.996815 # mshr miss rate for demand accesses 7858835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses 7869322Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::total 0.997951 # mshr miss rate for demand accesses 7879312Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996815 # mshr miss rate for overall accesses 7888835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses 7899322Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::total 0.997951 # mshr miss rate for overall accesses 7909322Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 35279.533546 # average ReadReq mshr miss latency 7919322Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 46322.613861 # average ReadReq mshr miss latency 7929322Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 37973.618357 # average ReadReq mshr miss latency 7939322Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 38822.712329 # average ReadExReq mshr miss latency 7949322Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 38822.712329 # average ReadExReq mshr miss latency 7959322Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 35279.533546 # average overall mshr miss latency 7969322Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 43176.103448 # average overall mshr miss latency 7979322Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::total 38100.895277 # average overall mshr miss latency 7989322Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 35279.533546 # average overall mshr miss latency 7999322Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 43176.103448 # average overall mshr miss latency 8009322Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::total 38100.895277 # average overall mshr miss latency 8018428SN/Asystem.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 8023096SN/A 8033096SN/A---------- End Simulation Statistics ---------- 804