stats.txt revision 8802:ef66a9083bc4
1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 0.483463 # Number of seconds simulated 4sim_ticks 483463019500 # Number of ticks simulated 5final_tick 483463019500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks 7host_inst_rate 152421 # Simulator instruction rate (inst/s) 8host_tick_rate 42766664 # Simulator tick rate (ticks/s) 9host_mem_usage 220608 # Number of bytes of host memory used 10host_seconds 11304.67 # Real time elapsed on the host 11sim_insts 1723073849 # Number of instructions simulated 12system.physmem.bytes_read 188174592 # Number of bytes read from this memory 13system.physmem.bytes_inst_read 45888 # Number of instructions bytes read from this memory 14system.physmem.bytes_written 77926272 # Number of bytes written to this memory 15system.physmem.num_reads 2940228 # Number of read requests responded to by this memory 16system.physmem.num_writes 1217598 # Number of write requests responded to by this memory 17system.physmem.num_other 0 # Number of other requests responded to by this memory 18system.physmem.bw_read 389222307 # Total read bandwidth from this memory (bytes/s) 19system.physmem.bw_inst_read 94915 # Instruction read bandwidth from this memory (bytes/s) 20system.physmem.bw_write 161183522 # Write bandwidth from this memory (bytes/s) 21system.physmem.bw_total 550405829 # Total bandwidth to/from this memory (bytes/s) 22system.cpu.dtb.inst_hits 0 # ITB inst hits 23system.cpu.dtb.inst_misses 0 # ITB inst misses 24system.cpu.dtb.read_hits 0 # DTB read hits 25system.cpu.dtb.read_misses 0 # DTB read misses 26system.cpu.dtb.write_hits 0 # DTB write hits 27system.cpu.dtb.write_misses 0 # DTB write misses 28system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed 29system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 30system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 31system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 32system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB 33system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 34system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch 35system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 36system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions 37system.cpu.dtb.read_accesses 0 # DTB read accesses 38system.cpu.dtb.write_accesses 0 # DTB write accesses 39system.cpu.dtb.inst_accesses 0 # ITB inst accesses 40system.cpu.dtb.hits 0 # DTB hits 41system.cpu.dtb.misses 0 # DTB misses 42system.cpu.dtb.accesses 0 # DTB accesses 43system.cpu.itb.inst_hits 0 # ITB inst hits 44system.cpu.itb.inst_misses 0 # ITB inst misses 45system.cpu.itb.read_hits 0 # DTB read hits 46system.cpu.itb.read_misses 0 # DTB read misses 47system.cpu.itb.write_hits 0 # DTB write hits 48system.cpu.itb.write_misses 0 # DTB write misses 49system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed 50system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 51system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 52system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 53system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB 54system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 55system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 56system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 57system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 58system.cpu.itb.read_accesses 0 # DTB read accesses 59system.cpu.itb.write_accesses 0 # DTB write accesses 60system.cpu.itb.inst_accesses 0 # ITB inst accesses 61system.cpu.itb.hits 0 # DTB hits 62system.cpu.itb.misses 0 # DTB misses 63system.cpu.itb.accesses 0 # DTB accesses 64system.cpu.workload.num_syscalls 46 # Number of system calls 65system.cpu.numCycles 966926040 # number of cpu cycles simulated 66system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 67system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 68system.cpu.BPredUnit.lookups 298898243 # Number of BP lookups 69system.cpu.BPredUnit.condPredicted 243989412 # Number of conditional branches predicted 70system.cpu.BPredUnit.condIncorrect 18339920 # Number of conditional branches incorrect 71system.cpu.BPredUnit.BTBLookups 264347245 # Number of BTB lookups 72system.cpu.BPredUnit.BTBHits 238745657 # Number of BTB hits 73system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 74system.cpu.BPredUnit.usedRAS 17668157 # Number of times the RAS was used to get a target. 75system.cpu.BPredUnit.RASInCorrect 3423 # Number of incorrect RAS predictions. 76system.cpu.fetch.icacheStallCycles 295953389 # Number of cycles fetch is stalled on an Icache miss 77system.cpu.fetch.Insts 2175230772 # Number of instructions fetch has processed 78system.cpu.fetch.Branches 298898243 # Number of branches that fetch encountered 79system.cpu.fetch.predictedBranches 256413814 # Number of branches that fetch has predicted taken 80system.cpu.fetch.Cycles 484717826 # Number of cycles fetch has run and was not squashing or blocked 81system.cpu.fetch.SquashCycles 87053301 # Number of cycles fetch has spent squashing 82system.cpu.fetch.BlockedCycles 107577195 # Number of cycles fetch has spent blocked 83system.cpu.fetch.MiscStallCycles 8 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 84system.cpu.fetch.PendingTrapStallCycles 142 # Number of stall cycles due to pending traps 85system.cpu.fetch.CacheLines 285045078 # Number of cache lines fetched 86system.cpu.fetch.IcacheSquashes 5311594 # Number of outstanding Icache misses that were squashed 87system.cpu.fetch.rateDist::samples 956547645 # Number of instructions fetched each cycle (Total) 88system.cpu.fetch.rateDist::mean 2.521914 # Number of instructions fetched each cycle (Total) 89system.cpu.fetch.rateDist::stdev 3.026495 # Number of instructions fetched each cycle (Total) 90system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 91system.cpu.fetch.rateDist::0 471829873 49.33% 49.33% # Number of instructions fetched each cycle (Total) 92system.cpu.fetch.rateDist::1 35367236 3.70% 53.02% # Number of instructions fetched each cycle (Total) 93system.cpu.fetch.rateDist::2 65085859 6.80% 59.83% # Number of instructions fetched each cycle (Total) 94system.cpu.fetch.rateDist::3 66860371 6.99% 66.82% # Number of instructions fetched each cycle (Total) 95system.cpu.fetch.rateDist::4 46850107 4.90% 71.72% # Number of instructions fetched each cycle (Total) 96system.cpu.fetch.rateDist::5 59747954 6.25% 77.96% # Number of instructions fetched each cycle (Total) 97system.cpu.fetch.rateDist::6 54343246 5.68% 83.64% # Number of instructions fetched each cycle (Total) 98system.cpu.fetch.rateDist::7 17692463 1.85% 85.49% # Number of instructions fetched each cycle (Total) 99system.cpu.fetch.rateDist::8 138770536 14.51% 100.00% # Number of instructions fetched each cycle (Total) 100system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 101system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 102system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 103system.cpu.fetch.rateDist::total 956547645 # Number of instructions fetched each cycle (Total) 104system.cpu.fetch.branchRate 0.309122 # Number of branch fetches per cycle 105system.cpu.fetch.rate 2.249635 # Number of inst fetches per cycle 106system.cpu.decode.IdleCycles 322987122 # Number of cycles decode is idle 107system.cpu.decode.BlockedCycles 92097194 # Number of cycles decode is blocked 108system.cpu.decode.RunCycles 459538157 # Number of cycles decode is running 109system.cpu.decode.UnblockCycles 13626726 # Number of cycles decode is unblocking 110system.cpu.decode.SquashCycles 68298446 # Number of cycles decode is squashing 111system.cpu.decode.BranchResolved 46874540 # Number of times decode resolved a branch 112system.cpu.decode.BranchMispred 671 # Number of times decode detected a branch misprediction 113system.cpu.decode.DecodedInsts 2352694278 # Number of instructions handled by decode 114system.cpu.decode.SquashedInsts 2235 # Number of squashed instructions handled by decode 115system.cpu.rename.SquashCycles 68298446 # Number of cycles rename is squashing 116system.cpu.rename.IdleCycles 343127088 # Number of cycles rename is idle 117system.cpu.rename.BlockCycles 46537686 # Number of cycles rename is blocking 118system.cpu.rename.serializeStallCycles 27220 # count of cycles rename stalled for serializing inst 119system.cpu.rename.RunCycles 451783493 # Number of cycles rename is running 120system.cpu.rename.UnblockCycles 46773712 # Number of cycles rename is unblocking 121system.cpu.rename.RenamedInsts 2295847883 # Number of instructions processed by rename 122system.cpu.rename.ROBFullEvents 19963 # Number of times rename has blocked due to ROB full 123system.cpu.rename.IQFullEvents 2697037 # Number of times rename has blocked due to IQ full 124system.cpu.rename.LSQFullEvents 37730930 # Number of times rename has blocked due to LSQ full 125system.cpu.rename.FullRegisterEvents 3 # Number of times there has been no free registers 126system.cpu.rename.RenamedOperands 2264588148 # Number of destination operands rename has renamed 127system.cpu.rename.RenameLookups 10605407368 # Number of register rename lookups that rename has made 128system.cpu.rename.int_rename_lookups 10605405778 # Number of integer rename lookups 129system.cpu.rename.fp_rename_lookups 1590 # Number of floating rename lookups 130system.cpu.rename.CommittedMaps 1706319951 # Number of HB maps that are committed 131system.cpu.rename.UndoneMaps 558268197 # Number of HB maps that are undone due to squashing 132system.cpu.rename.serializingInsts 10043 # count of serializing insts renamed 133system.cpu.rename.tempSerializingInsts 10038 # count of temporary serializing insts renamed 134system.cpu.rename.skidInsts 98804137 # count of insts added to the skid buffer 135system.cpu.memDep0.insertedLoads 618742816 # Number of loads inserted to the mem dependence unit. 136system.cpu.memDep0.insertedStores 222099567 # Number of stores inserted to the mem dependence unit. 137system.cpu.memDep0.conflictingLoads 74239442 # Number of conflicting loads. 138system.cpu.memDep0.conflictingStores 61602093 # Number of conflicting stores. 139system.cpu.iq.iqInstsAdded 2187718033 # Number of instructions added to the IQ (excludes non-spec) 140system.cpu.iq.iqNonSpecInstsAdded 2090 # Number of non-speculative instructions added to the IQ 141system.cpu.iq.iqInstsIssued 2018498325 # Number of instructions issued 142system.cpu.iq.iqSquashedInstsIssued 3274725 # Number of squashed instructions issued 143system.cpu.iq.iqSquashedInstsExamined 458502719 # Number of squashed instructions iterated over during squash; mainly for profiling 144system.cpu.iq.iqSquashedOperandsExamined 1049949895 # Number of squashed operands that are examined and possibly removed from graph 145system.cpu.iq.iqSquashedNonSpecRemoved 1587 # Number of squashed non-spec instructions that were removed 146system.cpu.iq.issued_per_cycle::samples 956547645 # Number of insts issued each cycle 147system.cpu.iq.issued_per_cycle::mean 2.110191 # Number of insts issued each cycle 148system.cpu.iq.issued_per_cycle::stdev 1.840946 # Number of insts issued each cycle 149system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 150system.cpu.iq.issued_per_cycle::0 262039584 27.39% 27.39% # Number of insts issued each cycle 151system.cpu.iq.issued_per_cycle::1 150878554 15.77% 43.17% # Number of insts issued each cycle 152system.cpu.iq.issued_per_cycle::2 168430661 17.61% 60.78% # Number of insts issued each cycle 153system.cpu.iq.issued_per_cycle::3 136432052 14.26% 75.04% # Number of insts issued each cycle 154system.cpu.iq.issued_per_cycle::4 124835406 13.05% 88.09% # Number of insts issued each cycle 155system.cpu.iq.issued_per_cycle::5 73540708 7.69% 95.78% # Number of insts issued each cycle 156system.cpu.iq.issued_per_cycle::6 29241453 3.06% 98.83% # Number of insts issued each cycle 157system.cpu.iq.issued_per_cycle::7 10225405 1.07% 99.90% # Number of insts issued each cycle 158system.cpu.iq.issued_per_cycle::8 923822 0.10% 100.00% # Number of insts issued each cycle 159system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 160system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 161system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 162system.cpu.iq.issued_per_cycle::total 956547645 # Number of insts issued each cycle 163system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 164system.cpu.iq.fu_full::IntAlu 901388 3.68% 3.68% # attempts to use FU when none available 165system.cpu.iq.fu_full::IntMult 177 0.00% 3.68% # attempts to use FU when none available 166system.cpu.iq.fu_full::IntDiv 0 0.00% 3.68% # attempts to use FU when none available 167system.cpu.iq.fu_full::FloatAdd 0 0.00% 3.68% # attempts to use FU when none available 168system.cpu.iq.fu_full::FloatCmp 0 0.00% 3.68% # attempts to use FU when none available 169system.cpu.iq.fu_full::FloatCvt 0 0.00% 3.68% # attempts to use FU when none available 170system.cpu.iq.fu_full::FloatMult 0 0.00% 3.68% # attempts to use FU when none available 171system.cpu.iq.fu_full::FloatDiv 0 0.00% 3.68% # attempts to use FU when none available 172system.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.68% # attempts to use FU when none available 173system.cpu.iq.fu_full::SimdAdd 0 0.00% 3.68% # attempts to use FU when none available 174system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.68% # attempts to use FU when none available 175system.cpu.iq.fu_full::SimdAlu 0 0.00% 3.68% # attempts to use FU when none available 176system.cpu.iq.fu_full::SimdCmp 0 0.00% 3.68% # attempts to use FU when none available 177system.cpu.iq.fu_full::SimdCvt 0 0.00% 3.68% # attempts to use FU when none available 178system.cpu.iq.fu_full::SimdMisc 0 0.00% 3.68% # attempts to use FU when none available 179system.cpu.iq.fu_full::SimdMult 0 0.00% 3.68% # attempts to use FU when none available 180system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.68% # attempts to use FU when none available 181system.cpu.iq.fu_full::SimdShift 0 0.00% 3.68% # attempts to use FU when none available 182system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.68% # attempts to use FU when none available 183system.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.68% # attempts to use FU when none available 184system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.68% # attempts to use FU when none available 185system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.68% # attempts to use FU when none available 186system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.68% # attempts to use FU when none available 187system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.68% # attempts to use FU when none available 188system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.68% # attempts to use FU when none available 189system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.68% # attempts to use FU when none available 190system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.68% # attempts to use FU when none available 191system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.68% # attempts to use FU when none available 192system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.68% # attempts to use FU when none available 193system.cpu.iq.fu_full::MemRead 19016870 77.70% 81.38% # attempts to use FU when none available 194system.cpu.iq.fu_full::MemWrite 4557312 18.62% 100.00% # attempts to use FU when none available 195system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 196system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 197system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued 198system.cpu.iq.FU_type_0::IntAlu 1238993791 61.38% 61.38% # Type of FU issued 199system.cpu.iq.FU_type_0::IntMult 1017752 0.05% 61.43% # Type of FU issued 200system.cpu.iq.FU_type_0::IntDiv 0 0.00% 61.43% # Type of FU issued 201system.cpu.iq.FU_type_0::FloatAdd 2 0.00% 61.43% # Type of FU issued 202system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 61.43% # Type of FU issued 203system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 61.43% # Type of FU issued 204system.cpu.iq.FU_type_0::FloatMult 0 0.00% 61.43% # Type of FU issued 205system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 61.43% # Type of FU issued 206system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 61.43% # Type of FU issued 207system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 61.43% # Type of FU issued 208system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 61.43% # Type of FU issued 209system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 61.43% # Type of FU issued 210system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 61.43% # Type of FU issued 211system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 61.43% # Type of FU issued 212system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 61.43% # Type of FU issued 213system.cpu.iq.FU_type_0::SimdMult 0 0.00% 61.43% # Type of FU issued 214system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 61.43% # Type of FU issued 215system.cpu.iq.FU_type_0::SimdShift 0 0.00% 61.43% # Type of FU issued 216system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 61.43% # Type of FU issued 217system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 61.43% # Type of FU issued 218system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 61.43% # Type of FU issued 219system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 61.43% # Type of FU issued 220system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 61.43% # Type of FU issued 221system.cpu.iq.FU_type_0::SimdFloatCvt 14 0.00% 61.43% # Type of FU issued 222system.cpu.iq.FU_type_0::SimdFloatDiv 3 0.00% 61.43% # Type of FU issued 223system.cpu.iq.FU_type_0::SimdFloatMisc 13 0.00% 61.43% # Type of FU issued 224system.cpu.iq.FU_type_0::SimdFloatMult 2 0.00% 61.43% # Type of FU issued 225system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 61.43% # Type of FU issued 226system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 61.43% # Type of FU issued 227system.cpu.iq.FU_type_0::MemRead 583952461 28.93% 90.36% # Type of FU issued 228system.cpu.iq.FU_type_0::MemWrite 194534287 9.64% 100.00% # Type of FU issued 229system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 230system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 231system.cpu.iq.FU_type_0::total 2018498325 # Type of FU issued 232system.cpu.iq.rate 2.087542 # Inst issue rate 233system.cpu.iq.fu_busy_cnt 24475747 # FU busy when requested 234system.cpu.iq.fu_busy_rate 0.012126 # FU busy rate (busy events/executed inst) 235system.cpu.iq.int_inst_queue_reads 5021294480 # Number of integer instruction queue reads 236system.cpu.iq.int_inst_queue_writes 2646401011 # Number of integer instruction queue writes 237system.cpu.iq.int_inst_queue_wakeup_accesses 1958335598 # Number of integer instruction queue wakeup accesses 238system.cpu.iq.fp_inst_queue_reads 287 # Number of floating instruction queue reads 239system.cpu.iq.fp_inst_queue_writes 294 # Number of floating instruction queue writes 240system.cpu.iq.fp_inst_queue_wakeup_accesses 124 # Number of floating instruction queue wakeup accesses 241system.cpu.iq.int_alu_accesses 2042973928 # Number of integer alu accesses 242system.cpu.iq.fp_alu_accesses 144 # Number of floating point alu accesses 243system.cpu.iew.lsq.thread0.forwLoads 55719619 # Number of loads that had data forwarded from stores 244system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 245system.cpu.iew.lsq.thread0.squashedLoads 132816045 # Number of loads squashed 246system.cpu.iew.lsq.thread0.ignoredResponses 210497 # Number of memory responses ignored because the instruction is squashed 247system.cpu.iew.lsq.thread0.memOrderViolation 180679 # Number of memory ordering violations 248system.cpu.iew.lsq.thread0.squashedStores 47252521 # Number of stores squashed 249system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 250system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 251system.cpu.iew.lsq.thread0.rescheduledLoads 2 # Number of loads that were rescheduled 252system.cpu.iew.lsq.thread0.cacheBlocked 451790 # Number of times an access to memory failed due to the cache being blocked 253system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 254system.cpu.iew.iewSquashCycles 68298446 # Number of cycles IEW is squashing 255system.cpu.iew.iewBlockCycles 22155006 # Number of cycles IEW is blocking 256system.cpu.iew.iewUnblockCycles 1213609 # Number of cycles IEW is unblocking 257system.cpu.iew.iewDispatchedInsts 2187738627 # Number of instructions dispatched to IQ 258system.cpu.iew.iewDispSquashedInsts 7300026 # Number of squashed instructions skipped by dispatch 259system.cpu.iew.iewDispLoadInsts 618742816 # Number of dispatched load instructions 260system.cpu.iew.iewDispStoreInsts 222099567 # Number of dispatched store instructions 261system.cpu.iew.iewDispNonSpecInsts 2027 # Number of dispatched non-speculative instructions 262system.cpu.iew.iewIQFullEvents 219640 # Number of times the IQ has become full, causing a stall 263system.cpu.iew.iewLSQFullEvents 61277 # Number of times the LSQ has become full, causing a stall 264system.cpu.iew.memOrderViolationEvents 180679 # Number of memory order violations 265system.cpu.iew.predictedTakenIncorrect 18953795 # Number of branches that were predicted taken incorrectly 266system.cpu.iew.predictedNotTakenIncorrect 1821941 # Number of branches that were predicted not taken incorrectly 267system.cpu.iew.branchMispredicts 20775736 # Number of branch mispredicts detected at execute 268system.cpu.iew.iewExecutedInsts 1986087052 # Number of executed instructions 269system.cpu.iew.iewExecLoadInsts 570299160 # Number of load instructions executed 270system.cpu.iew.iewExecSquashedInsts 32411273 # Number of squashed instructions skipped in execute 271system.cpu.iew.exec_swp 0 # number of swp insts executed 272system.cpu.iew.exec_nop 18504 # number of nop insts executed 273system.cpu.iew.exec_refs 761501875 # number of memory reference insts executed 274system.cpu.iew.exec_branches 238650211 # Number of branches executed 275system.cpu.iew.exec_stores 191202715 # Number of stores executed 276system.cpu.iew.exec_rate 2.054022 # Inst execution rate 277system.cpu.iew.wb_sent 1967277607 # cumulative count of insts sent to commit 278system.cpu.iew.wb_count 1958335722 # cumulative count of insts written-back 279system.cpu.iew.wb_producers 1288034280 # num instructions producing a value 280system.cpu.iew.wb_consumers 2036866160 # num instructions consuming a value 281system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 282system.cpu.iew.wb_rate 2.025321 # insts written-back per cycle 283system.cpu.iew.wb_fanout 0.632361 # average fanout of values written-back 284system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 285system.cpu.commit.commitCommittedInsts 1723073867 # The number of committed instructions 286system.cpu.commit.commitSquashedInsts 464746992 # The number of squashed insts skipped by commit 287system.cpu.commit.commitNonSpecStalls 503 # The number of times commit has been forced to stall to communicate backwards 288system.cpu.commit.branchMispredicts 18339818 # The number of times a branch was mispredicted 289system.cpu.commit.committed_per_cycle::samples 888249200 # Number of insts commited each cycle 290system.cpu.commit.committed_per_cycle::mean 1.939854 # Number of insts commited each cycle 291system.cpu.commit.committed_per_cycle::stdev 2.672088 # Number of insts commited each cycle 292system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 293system.cpu.commit.committed_per_cycle::0 383075847 43.13% 43.13% # Number of insts commited each cycle 294system.cpu.commit.committed_per_cycle::1 200735352 22.60% 65.73% # Number of insts commited each cycle 295system.cpu.commit.committed_per_cycle::2 81917807 9.22% 74.95% # Number of insts commited each cycle 296system.cpu.commit.committed_per_cycle::3 38649475 4.35% 79.30% # Number of insts commited each cycle 297system.cpu.commit.committed_per_cycle::4 19675094 2.22% 81.51% # Number of insts commited each cycle 298system.cpu.commit.committed_per_cycle::5 31029952 3.49% 85.01% # Number of insts commited each cycle 299system.cpu.commit.committed_per_cycle::6 22284246 2.51% 87.52% # Number of insts commited each cycle 300system.cpu.commit.committed_per_cycle::7 12052552 1.36% 88.87% # Number of insts commited each cycle 301system.cpu.commit.committed_per_cycle::8 98828875 11.13% 100.00% # Number of insts commited each cycle 302system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 303system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 304system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 305system.cpu.commit.committed_per_cycle::total 888249200 # Number of insts commited each cycle 306system.cpu.commit.count 1723073867 # Number of instructions committed 307system.cpu.commit.swp_count 0 # Number of s/w prefetches committed 308system.cpu.commit.refs 660773817 # Number of memory references committed 309system.cpu.commit.loads 485926771 # Number of loads committed 310system.cpu.commit.membars 62 # Number of memory barriers committed 311system.cpu.commit.branches 213462365 # Number of branches committed 312system.cpu.commit.fp_insts 36 # Number of committed floating point instructions. 313system.cpu.commit.int_insts 1536941853 # Number of committed integer instructions. 314system.cpu.commit.function_calls 13665177 # Number of function calls committed. 315system.cpu.commit.bw_lim_events 98828875 # number cycles where commit BW limit reached 316system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits 317system.cpu.rob.rob_reads 2977240585 # The number of ROB reads 318system.cpu.rob.rob_writes 4444170390 # The number of ROB writes 319system.cpu.timesIdled 920776 # Number of times that the entire CPU went into an idle state and unscheduled itself 320system.cpu.idleCycles 10378395 # Total number of cycles that the CPU has spent unscheduled due to idling 321system.cpu.committedInsts 1723073849 # Number of Instructions Simulated 322system.cpu.committedInsts_total 1723073849 # Number of Instructions Simulated 323system.cpu.cpi 0.561163 # CPI: Cycles Per Instruction 324system.cpu.cpi_total 0.561163 # CPI: Total CPI of All Threads 325system.cpu.ipc 1.782012 # IPC: Instructions Per Cycle 326system.cpu.ipc_total 1.782012 # IPC: Total IPC of All Threads 327system.cpu.int_regfile_reads 9942029327 # number of integer regfile reads 328system.cpu.int_regfile_writes 1939848996 # number of integer regfile writes 329system.cpu.fp_regfile_reads 117 # number of floating regfile reads 330system.cpu.fp_regfile_writes 59 # number of floating regfile writes 331system.cpu.misc_regfile_reads 2913839911 # number of misc regfile reads 332system.cpu.misc_regfile_writes 126 # number of misc regfile writes 333system.cpu.icache.replacements 10 # number of replacements 334system.cpu.icache.tagsinuse 609.858480 # Cycle average of tags in use 335system.cpu.icache.total_refs 285044064 # Total number of references to valid blocks. 336system.cpu.icache.sampled_refs 744 # Sample count of references to valid blocks. 337system.cpu.icache.avg_refs 383123.741935 # Average number of references to valid blocks. 338system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 339system.cpu.icache.occ_blocks::0 609.858480 # Average occupied blocks per context 340system.cpu.icache.occ_percent::0 0.297782 # Average percentage of cache occupancy 341system.cpu.icache.ReadReq_hits 285044064 # number of ReadReq hits 342system.cpu.icache.demand_hits 285044064 # number of demand (read+write) hits 343system.cpu.icache.overall_hits 285044064 # number of overall hits 344system.cpu.icache.ReadReq_misses 1014 # number of ReadReq misses 345system.cpu.icache.demand_misses 1014 # number of demand (read+write) misses 346system.cpu.icache.overall_misses 1014 # number of overall misses 347system.cpu.icache.ReadReq_miss_latency 35191500 # number of ReadReq miss cycles 348system.cpu.icache.demand_miss_latency 35191500 # number of demand (read+write) miss cycles 349system.cpu.icache.overall_miss_latency 35191500 # number of overall miss cycles 350system.cpu.icache.ReadReq_accesses 285045078 # number of ReadReq accesses(hits+misses) 351system.cpu.icache.demand_accesses 285045078 # number of demand (read+write) accesses 352system.cpu.icache.overall_accesses 285045078 # number of overall (read+write) accesses 353system.cpu.icache.ReadReq_miss_rate 0.000004 # miss rate for ReadReq accesses 354system.cpu.icache.demand_miss_rate 0.000004 # miss rate for demand accesses 355system.cpu.icache.overall_miss_rate 0.000004 # miss rate for overall accesses 356system.cpu.icache.ReadReq_avg_miss_latency 34705.621302 # average ReadReq miss latency 357system.cpu.icache.demand_avg_miss_latency 34705.621302 # average overall miss latency 358system.cpu.icache.overall_avg_miss_latency 34705.621302 # average overall miss latency 359system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 360system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 361system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 362system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 363system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked 364system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked 365system.cpu.icache.fast_writes 0 # number of fast writes performed 366system.cpu.icache.cache_copies 0 # number of cache copies performed 367system.cpu.icache.writebacks 0 # number of writebacks 368system.cpu.icache.ReadReq_mshr_hits 270 # number of ReadReq MSHR hits 369system.cpu.icache.demand_mshr_hits 270 # number of demand (read+write) MSHR hits 370system.cpu.icache.overall_mshr_hits 270 # number of overall MSHR hits 371system.cpu.icache.ReadReq_mshr_misses 744 # number of ReadReq MSHR misses 372system.cpu.icache.demand_mshr_misses 744 # number of demand (read+write) MSHR misses 373system.cpu.icache.overall_mshr_misses 744 # number of overall MSHR misses 374system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses 375system.cpu.icache.ReadReq_mshr_miss_latency 25627000 # number of ReadReq MSHR miss cycles 376system.cpu.icache.demand_mshr_miss_latency 25627000 # number of demand (read+write) MSHR miss cycles 377system.cpu.icache.overall_mshr_miss_latency 25627000 # number of overall MSHR miss cycles 378system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles 379system.cpu.icache.ReadReq_mshr_miss_rate 0.000003 # mshr miss rate for ReadReq accesses 380system.cpu.icache.demand_mshr_miss_rate 0.000003 # mshr miss rate for demand accesses 381system.cpu.icache.overall_mshr_miss_rate 0.000003 # mshr miss rate for overall accesses 382system.cpu.icache.ReadReq_avg_mshr_miss_latency 34444.892473 # average ReadReq mshr miss latency 383system.cpu.icache.demand_avg_mshr_miss_latency 34444.892473 # average overall mshr miss latency 384system.cpu.icache.overall_avg_mshr_miss_latency 34444.892473 # average overall mshr miss latency 385system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency 386system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated 387system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions 388system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 389system.cpu.dcache.replacements 9570827 # number of replacements 390system.cpu.dcache.tagsinuse 4087.732038 # Cycle average of tags in use 391system.cpu.dcache.total_refs 666909210 # Total number of references to valid blocks. 392system.cpu.dcache.sampled_refs 9574923 # Sample count of references to valid blocks. 393system.cpu.dcache.avg_refs 69.651653 # Average number of references to valid blocks. 394system.cpu.dcache.warmup_cycle 3484303000 # Cycle when the warmup percentage was hit. 395system.cpu.dcache.occ_blocks::0 4087.732038 # Average occupied blocks per context 396system.cpu.dcache.occ_percent::0 0.997981 # Average percentage of cache occupancy 397system.cpu.dcache.ReadReq_hits 499513800 # number of ReadReq hits 398system.cpu.dcache.WriteReq_hits 167395288 # number of WriteReq hits 399system.cpu.dcache.LoadLockedReq_hits 60 # number of LoadLockedReq hits 400system.cpu.dcache.StoreCondReq_hits 62 # number of StoreCondReq hits 401system.cpu.dcache.demand_hits 666909088 # number of demand (read+write) hits 402system.cpu.dcache.overall_hits 666909088 # number of overall hits 403system.cpu.dcache.ReadReq_misses 10448466 # number of ReadReq misses 404system.cpu.dcache.WriteReq_misses 5190759 # number of WriteReq misses 405system.cpu.dcache.LoadLockedReq_misses 3 # number of LoadLockedReq misses 406system.cpu.dcache.demand_misses 15639225 # number of demand (read+write) misses 407system.cpu.dcache.overall_misses 15639225 # number of overall misses 408system.cpu.dcache.ReadReq_miss_latency 184465722500 # number of ReadReq miss cycles 409system.cpu.dcache.WriteReq_miss_latency 128555474171 # number of WriteReq miss cycles 410system.cpu.dcache.LoadLockedReq_miss_latency 113500 # number of LoadLockedReq miss cycles 411system.cpu.dcache.demand_miss_latency 313021196671 # number of demand (read+write) miss cycles 412system.cpu.dcache.overall_miss_latency 313021196671 # number of overall miss cycles 413system.cpu.dcache.ReadReq_accesses 509962266 # number of ReadReq accesses(hits+misses) 414system.cpu.dcache.WriteReq_accesses 172586047 # number of WriteReq accesses(hits+misses) 415system.cpu.dcache.LoadLockedReq_accesses 63 # number of LoadLockedReq accesses(hits+misses) 416system.cpu.dcache.StoreCondReq_accesses 62 # number of StoreCondReq accesses(hits+misses) 417system.cpu.dcache.demand_accesses 682548313 # number of demand (read+write) accesses 418system.cpu.dcache.overall_accesses 682548313 # number of overall (read+write) accesses 419system.cpu.dcache.ReadReq_miss_rate 0.020489 # miss rate for ReadReq accesses 420system.cpu.dcache.WriteReq_miss_rate 0.030076 # miss rate for WriteReq accesses 421system.cpu.dcache.LoadLockedReq_miss_rate 0.047619 # miss rate for LoadLockedReq accesses 422system.cpu.dcache.demand_miss_rate 0.022913 # miss rate for demand accesses 423system.cpu.dcache.overall_miss_rate 0.022913 # miss rate for overall accesses 424system.cpu.dcache.ReadReq_avg_miss_latency 17654.813874 # average ReadReq miss latency 425system.cpu.dcache.WriteReq_avg_miss_latency 24766.219000 # average WriteReq miss latency 426system.cpu.dcache.LoadLockedReq_avg_miss_latency 37833.333333 # average LoadLockedReq miss latency 427system.cpu.dcache.demand_avg_miss_latency 20015.134808 # average overall miss latency 428system.cpu.dcache.overall_avg_miss_latency 20015.134808 # average overall miss latency 429system.cpu.dcache.blocked_cycles::no_mshrs 266703683 # number of cycles access was blocked 430system.cpu.dcache.blocked_cycles::no_targets 196000 # number of cycles access was blocked 431system.cpu.dcache.blocked::no_mshrs 90656 # number of cycles access was blocked 432system.cpu.dcache.blocked::no_targets 12 # number of cycles access was blocked 433system.cpu.dcache.avg_blocked_cycles::no_mshrs 2941.930848 # average number of cycles each access was blocked 434system.cpu.dcache.avg_blocked_cycles::no_targets 16333.333333 # average number of cycles each access was blocked 435system.cpu.dcache.fast_writes 0 # number of fast writes performed 436system.cpu.dcache.cache_copies 0 # number of cache copies performed 437system.cpu.dcache.writebacks 3128328 # number of writebacks 438system.cpu.dcache.ReadReq_mshr_hits 2766203 # number of ReadReq MSHR hits 439system.cpu.dcache.WriteReq_mshr_hits 3298099 # number of WriteReq MSHR hits 440system.cpu.dcache.LoadLockedReq_mshr_hits 3 # number of LoadLockedReq MSHR hits 441system.cpu.dcache.demand_mshr_hits 6064302 # number of demand (read+write) MSHR hits 442system.cpu.dcache.overall_mshr_hits 6064302 # number of overall MSHR hits 443system.cpu.dcache.ReadReq_mshr_misses 7682263 # number of ReadReq MSHR misses 444system.cpu.dcache.WriteReq_mshr_misses 1892660 # number of WriteReq MSHR misses 445system.cpu.dcache.demand_mshr_misses 9574923 # number of demand (read+write) MSHR misses 446system.cpu.dcache.overall_mshr_misses 9574923 # number of overall MSHR misses 447system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses 448system.cpu.dcache.ReadReq_mshr_miss_latency 92044930000 # number of ReadReq MSHR miss cycles 449system.cpu.dcache.WriteReq_mshr_miss_latency 45262385908 # number of WriteReq MSHR miss cycles 450system.cpu.dcache.demand_mshr_miss_latency 137307315908 # number of demand (read+write) MSHR miss cycles 451system.cpu.dcache.overall_mshr_miss_latency 137307315908 # number of overall MSHR miss cycles 452system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles 453system.cpu.dcache.ReadReq_mshr_miss_rate 0.015064 # mshr miss rate for ReadReq accesses 454system.cpu.dcache.WriteReq_mshr_miss_rate 0.010966 # mshr miss rate for WriteReq accesses 455system.cpu.dcache.demand_mshr_miss_rate 0.014028 # mshr miss rate for demand accesses 456system.cpu.dcache.overall_mshr_miss_rate 0.014028 # mshr miss rate for overall accesses 457system.cpu.dcache.ReadReq_avg_mshr_miss_latency 11981.486445 # average ReadReq mshr miss latency 458system.cpu.dcache.WriteReq_avg_mshr_miss_latency 23914.694614 # average WriteReq mshr miss latency 459system.cpu.dcache.demand_avg_mshr_miss_latency 14340.304972 # average overall mshr miss latency 460system.cpu.dcache.overall_avg_mshr_miss_latency 14340.304972 # average overall mshr miss latency 461system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency 462system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated 463system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions 464system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 465system.cpu.l2cache.replacements 2927819 # number of replacements 466system.cpu.l2cache.tagsinuse 26780.774124 # Cycle average of tags in use 467system.cpu.l2cache.total_refs 7851022 # Total number of references to valid blocks. 468system.cpu.l2cache.sampled_refs 2955142 # Sample count of references to valid blocks. 469system.cpu.l2cache.avg_refs 2.656733 # Average number of references to valid blocks. 470system.cpu.l2cache.warmup_cycle 102041743500 # Cycle when the warmup percentage was hit. 471system.cpu.l2cache.occ_blocks::0 15984.490640 # Average occupied blocks per context 472system.cpu.l2cache.occ_blocks::1 10796.283484 # Average occupied blocks per context 473system.cpu.l2cache.occ_percent::0 0.487808 # Average percentage of cache occupancy 474system.cpu.l2cache.occ_percent::1 0.329476 # Average percentage of cache occupancy 475system.cpu.l2cache.ReadReq_hits 5655252 # number of ReadReq hits 476system.cpu.l2cache.Writeback_hits 3128328 # number of Writeback hits 477system.cpu.l2cache.ReadExReq_hits 980176 # number of ReadExReq hits 478system.cpu.l2cache.demand_hits 6635428 # number of demand (read+write) hits 479system.cpu.l2cache.overall_hits 6635428 # number of overall hits 480system.cpu.l2cache.ReadReq_misses 2027753 # number of ReadReq misses 481system.cpu.l2cache.ReadExReq_misses 912486 # number of ReadExReq misses 482system.cpu.l2cache.demand_misses 2940239 # number of demand (read+write) misses 483system.cpu.l2cache.overall_misses 2940239 # number of overall misses 484system.cpu.l2cache.ReadReq_miss_latency 69614113000 # number of ReadReq miss cycles 485system.cpu.l2cache.ReadExReq_miss_latency 31648901500 # number of ReadExReq miss cycles 486system.cpu.l2cache.demand_miss_latency 101263014500 # number of demand (read+write) miss cycles 487system.cpu.l2cache.overall_miss_latency 101263014500 # number of overall miss cycles 488system.cpu.l2cache.ReadReq_accesses 7683005 # number of ReadReq accesses(hits+misses) 489system.cpu.l2cache.Writeback_accesses 3128328 # number of Writeback accesses(hits+misses) 490system.cpu.l2cache.ReadExReq_accesses 1892662 # number of ReadExReq accesses(hits+misses) 491system.cpu.l2cache.demand_accesses 9575667 # number of demand (read+write) accesses 492system.cpu.l2cache.overall_accesses 9575667 # number of overall (read+write) accesses 493system.cpu.l2cache.ReadReq_miss_rate 0.263927 # miss rate for ReadReq accesses 494system.cpu.l2cache.ReadExReq_miss_rate 0.482118 # miss rate for ReadExReq accesses 495system.cpu.l2cache.demand_miss_rate 0.307053 # miss rate for demand accesses 496system.cpu.l2cache.overall_miss_rate 0.307053 # miss rate for overall accesses 497system.cpu.l2cache.ReadReq_avg_miss_latency 34330.666999 # average ReadReq miss latency 498system.cpu.l2cache.ReadExReq_avg_miss_latency 34684.259813 # average ReadExReq miss latency 499system.cpu.l2cache.demand_avg_miss_latency 34440.402464 # average overall miss latency 500system.cpu.l2cache.overall_avg_miss_latency 34440.402464 # average overall miss latency 501system.cpu.l2cache.blocked_cycles::no_mshrs 56231500 # number of cycles access was blocked 502system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 503system.cpu.l2cache.blocked::no_mshrs 6603 # number of cycles access was blocked 504system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 505system.cpu.l2cache.avg_blocked_cycles::no_mshrs 8516.053309 # average number of cycles each access was blocked 506system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked 507system.cpu.l2cache.fast_writes 0 # number of fast writes performed 508system.cpu.l2cache.cache_copies 0 # number of cache copies performed 509system.cpu.l2cache.writebacks 1217598 # number of writebacks 510system.cpu.l2cache.ReadReq_mshr_hits 11 # number of ReadReq MSHR hits 511system.cpu.l2cache.demand_mshr_hits 11 # number of demand (read+write) MSHR hits 512system.cpu.l2cache.overall_mshr_hits 11 # number of overall MSHR hits 513system.cpu.l2cache.ReadReq_mshr_misses 2027742 # number of ReadReq MSHR misses 514system.cpu.l2cache.ReadExReq_mshr_misses 912486 # number of ReadExReq MSHR misses 515system.cpu.l2cache.demand_mshr_misses 2940228 # number of demand (read+write) MSHR misses 516system.cpu.l2cache.overall_mshr_misses 2940228 # number of overall MSHR misses 517system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses 518system.cpu.l2cache.ReadReq_mshr_miss_latency 63235914500 # number of ReadReq MSHR miss cycles 519system.cpu.l2cache.ReadExReq_mshr_miss_latency 28815026500 # number of ReadExReq MSHR miss cycles 520system.cpu.l2cache.demand_mshr_miss_latency 92050941000 # number of demand (read+write) MSHR miss cycles 521system.cpu.l2cache.overall_mshr_miss_latency 92050941000 # number of overall MSHR miss cycles 522system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles 523system.cpu.l2cache.ReadReq_mshr_miss_rate 0.263926 # mshr miss rate for ReadReq accesses 524system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.482118 # mshr miss rate for ReadExReq accesses 525system.cpu.l2cache.demand_mshr_miss_rate 0.307052 # mshr miss rate for demand accesses 526system.cpu.l2cache.overall_mshr_miss_rate 0.307052 # mshr miss rate for overall accesses 527system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31185.384778 # average ReadReq mshr miss latency 528system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31578.595726 # average ReadExReq mshr miss latency 529system.cpu.l2cache.demand_avg_mshr_miss_latency 31307.415955 # average overall mshr miss latency 530system.cpu.l2cache.overall_avg_mshr_miss_latency 31307.415955 # average overall mshr miss latency 531system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency 532system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated 533system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions 534system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 535 536---------- End Simulation Statistics ---------- 537