stats.txt revision 10148:4574d5882066
1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 0.530994 # Number of seconds simulated 4sim_ticks 530994193500 # Number of ticks simulated 5final_tick 530994193500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks 7host_inst_rate 125227 # Simulator instruction rate (inst/s) 8host_op_rate 139700 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 43051016 # Simulator tick rate (ticks/s) 10host_mem_usage 313040 # Number of bytes of host memory used 11host_seconds 12334.07 # Real time elapsed on the host 12sim_insts 1544563023 # Number of instructions simulated 13sim_ops 1723073835 # Number of ops (including micro ops) simulated 14system.voltage_domain.voltage 1 # Voltage in Volts 15system.clk_domain.clock 1000 # Clock period in ticks 16system.physmem.bytes_read::cpu.inst 47488 # Number of bytes read from this memory 17system.physmem.bytes_read::cpu.data 143709888 # Number of bytes read from this memory 18system.physmem.bytes_read::total 143757376 # Number of bytes read from this memory 19system.physmem.bytes_inst_read::cpu.inst 47488 # Number of instructions bytes read from this memory 20system.physmem.bytes_inst_read::total 47488 # Number of instructions bytes read from this memory 21system.physmem.bytes_written::writebacks 70419456 # Number of bytes written to this memory 22system.physmem.bytes_written::total 70419456 # Number of bytes written to this memory 23system.physmem.num_reads::cpu.inst 742 # Number of read requests responded to by this memory 24system.physmem.num_reads::cpu.data 2245467 # Number of read requests responded to by this memory 25system.physmem.num_reads::total 2246209 # Number of read requests responded to by this memory 26system.physmem.num_writes::writebacks 1100304 # Number of write requests responded to by this memory 27system.physmem.num_writes::total 1100304 # Number of write requests responded to by this memory 28system.physmem.bw_read::cpu.inst 89432 # Total read bandwidth from this memory (bytes/s) 29system.physmem.bw_read::cpu.data 270643050 # Total read bandwidth from this memory (bytes/s) 30system.physmem.bw_read::total 270732482 # Total read bandwidth from this memory (bytes/s) 31system.physmem.bw_inst_read::cpu.inst 89432 # Instruction read bandwidth from this memory (bytes/s) 32system.physmem.bw_inst_read::total 89432 # Instruction read bandwidth from this memory (bytes/s) 33system.physmem.bw_write::writebacks 132618128 # Write bandwidth from this memory (bytes/s) 34system.physmem.bw_write::total 132618128 # Write bandwidth from this memory (bytes/s) 35system.physmem.bw_total::writebacks 132618128 # Total bandwidth to/from this memory (bytes/s) 36system.physmem.bw_total::cpu.inst 89432 # Total bandwidth to/from this memory (bytes/s) 37system.physmem.bw_total::cpu.data 270643050 # Total bandwidth to/from this memory (bytes/s) 38system.physmem.bw_total::total 403350610 # Total bandwidth to/from this memory (bytes/s) 39system.physmem.readReqs 2246209 # Number of read requests accepted 40system.physmem.writeReqs 1100304 # Number of write requests accepted 41system.physmem.readBursts 2246209 # Number of DRAM read bursts, including those serviced by the write queue 42system.physmem.writeBursts 1100304 # Number of DRAM write bursts, including those merged in the write queue 43system.physmem.bytesReadDRAM 143663936 # Total number of bytes read from DRAM 44system.physmem.bytesReadWrQ 93440 # Total number of bytes read from write queue 45system.physmem.bytesWritten 70418368 # Total number of bytes written to DRAM 46system.physmem.bytesReadSys 143757376 # Total read bytes from the system interface side 47system.physmem.bytesWrittenSys 70419456 # Total written bytes from the system interface side 48system.physmem.servicedByWrQ 1460 # Number of DRAM read bursts serviced by the write queue 49system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 50system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 51system.physmem.perBankRdBursts::0 139551 # Per bank write bursts 52system.physmem.perBankRdBursts::1 136202 # Per bank write bursts 53system.physmem.perBankRdBursts::2 133682 # Per bank write bursts 54system.physmem.perBankRdBursts::3 136207 # Per bank write bursts 55system.physmem.perBankRdBursts::4 134706 # Per bank write bursts 56system.physmem.perBankRdBursts::5 135350 # Per bank write bursts 57system.physmem.perBankRdBursts::6 136147 # Per bank write bursts 58system.physmem.perBankRdBursts::7 135992 # Per bank write bursts 59system.physmem.perBankRdBursts::8 143786 # Per bank write bursts 60system.physmem.perBankRdBursts::9 146457 # Per bank write bursts 61system.physmem.perBankRdBursts::10 144536 # Per bank write bursts 62system.physmem.perBankRdBursts::11 146082 # Per bank write bursts 63system.physmem.perBankRdBursts::12 145807 # Per bank write bursts 64system.physmem.perBankRdBursts::13 145943 # Per bank write bursts 65system.physmem.perBankRdBursts::14 141988 # Per bank write bursts 66system.physmem.perBankRdBursts::15 142313 # Per bank write bursts 67system.physmem.perBankWrBursts::0 69095 # Per bank write bursts 68system.physmem.perBankWrBursts::1 67437 # Per bank write bursts 69system.physmem.perBankWrBursts::2 65633 # Per bank write bursts 70system.physmem.perBankWrBursts::3 66265 # Per bank write bursts 71system.physmem.perBankWrBursts::4 66084 # Per bank write bursts 72system.physmem.perBankWrBursts::5 66429 # Per bank write bursts 73system.physmem.perBankWrBursts::6 67953 # Per bank write bursts 74system.physmem.perBankWrBursts::7 68751 # Per bank write bursts 75system.physmem.perBankWrBursts::8 70388 # Per bank write bursts 76system.physmem.perBankWrBursts::9 70973 # Per bank write bursts 77system.physmem.perBankWrBursts::10 70609 # Per bank write bursts 78system.physmem.perBankWrBursts::11 70934 # Per bank write bursts 79system.physmem.perBankWrBursts::12 70330 # Per bank write bursts 80system.physmem.perBankWrBursts::13 70711 # Per bank write bursts 81system.physmem.perBankWrBursts::14 69591 # Per bank write bursts 82system.physmem.perBankWrBursts::15 69104 # Per bank write bursts 83system.physmem.numRdRetry 0 # Number of times read queue was full causing retry 84system.physmem.numWrRetry 0 # Number of times write queue was full causing retry 85system.physmem.totGap 530994124500 # Total gap between requests 86system.physmem.readPktSize::0 0 # Read request sizes (log2) 87system.physmem.readPktSize::1 0 # Read request sizes (log2) 88system.physmem.readPktSize::2 0 # Read request sizes (log2) 89system.physmem.readPktSize::3 0 # Read request sizes (log2) 90system.physmem.readPktSize::4 0 # Read request sizes (log2) 91system.physmem.readPktSize::5 0 # Read request sizes (log2) 92system.physmem.readPktSize::6 2246209 # Read request sizes (log2) 93system.physmem.writePktSize::0 0 # Write request sizes (log2) 94system.physmem.writePktSize::1 0 # Write request sizes (log2) 95system.physmem.writePktSize::2 0 # Write request sizes (log2) 96system.physmem.writePktSize::3 0 # Write request sizes (log2) 97system.physmem.writePktSize::4 0 # Write request sizes (log2) 98system.physmem.writePktSize::5 0 # Write request sizes (log2) 99system.physmem.writePktSize::6 1100304 # Write request sizes (log2) 100system.physmem.rdQLenPdf::0 1619262 # What read queue length does an incoming req see 101system.physmem.rdQLenPdf::1 446010 # What read queue length does an incoming req see 102system.physmem.rdQLenPdf::2 134777 # What read queue length does an incoming req see 103system.physmem.rdQLenPdf::3 44683 # What read queue length does an incoming req see 104system.physmem.rdQLenPdf::4 15 # What read queue length does an incoming req see 105system.physmem.rdQLenPdf::5 2 # What read queue length does an incoming req see 106system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see 107system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 108system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 109system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 110system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 111system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see 112system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see 113system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see 114system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 115system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 116system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 117system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 118system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 119system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 120system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 121system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 122system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 123system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 124system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 125system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 126system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 127system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 128system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 129system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 130system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 131system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 132system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see 133system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see 134system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see 135system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see 136system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see 137system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see 138system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see 139system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 140system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 141system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 142system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 143system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 144system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 145system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 146system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see 147system.physmem.wrQLenPdf::15 17958 # What write queue length does an incoming req see 148system.physmem.wrQLenPdf::16 19185 # What write queue length does an incoming req see 149system.physmem.wrQLenPdf::17 29573 # What write queue length does an incoming req see 150system.physmem.wrQLenPdf::18 48522 # What write queue length does an incoming req see 151system.physmem.wrQLenPdf::19 58770 # What write queue length does an incoming req see 152system.physmem.wrQLenPdf::20 63067 # What write queue length does an incoming req see 153system.physmem.wrQLenPdf::21 64531 # What write queue length does an incoming req see 154system.physmem.wrQLenPdf::22 65202 # What write queue length does an incoming req see 155system.physmem.wrQLenPdf::23 65713 # What write queue length does an incoming req see 156system.physmem.wrQLenPdf::24 66239 # What write queue length does an incoming req see 157system.physmem.wrQLenPdf::25 70263 # What write queue length does an incoming req see 158system.physmem.wrQLenPdf::26 71854 # What write queue length does an incoming req see 159system.physmem.wrQLenPdf::27 72330 # What write queue length does an incoming req see 160system.physmem.wrQLenPdf::28 80202 # What write queue length does an incoming req see 161system.physmem.wrQLenPdf::29 72456 # What write queue length does an incoming req see 162system.physmem.wrQLenPdf::30 68391 # What write queue length does an incoming req see 163system.physmem.wrQLenPdf::31 66809 # What write queue length does an incoming req see 164system.physmem.wrQLenPdf::32 65859 # What write queue length does an incoming req see 165system.physmem.wrQLenPdf::33 22753 # What write queue length does an incoming req see 166system.physmem.wrQLenPdf::34 6508 # What write queue length does an incoming req see 167system.physmem.wrQLenPdf::35 1933 # What write queue length does an incoming req see 168system.physmem.wrQLenPdf::36 609 # What write queue length does an incoming req see 169system.physmem.wrQLenPdf::37 277 # What write queue length does an incoming req see 170system.physmem.wrQLenPdf::38 176 # What write queue length does an incoming req see 171system.physmem.wrQLenPdf::39 132 # What write queue length does an incoming req see 172system.physmem.wrQLenPdf::40 105 # What write queue length does an incoming req see 173system.physmem.wrQLenPdf::41 91 # What write queue length does an incoming req see 174system.physmem.wrQLenPdf::42 84 # What write queue length does an incoming req see 175system.physmem.wrQLenPdf::43 74 # What write queue length does an incoming req see 176system.physmem.wrQLenPdf::44 70 # What write queue length does an incoming req see 177system.physmem.wrQLenPdf::45 70 # What write queue length does an incoming req see 178system.physmem.wrQLenPdf::46 67 # What write queue length does an incoming req see 179system.physmem.wrQLenPdf::47 67 # What write queue length does an incoming req see 180system.physmem.wrQLenPdf::48 70 # What write queue length does an incoming req see 181system.physmem.wrQLenPdf::49 60 # What write queue length does an incoming req see 182system.physmem.wrQLenPdf::50 59 # What write queue length does an incoming req see 183system.physmem.wrQLenPdf::51 49 # What write queue length does an incoming req see 184system.physmem.wrQLenPdf::52 42 # What write queue length does an incoming req see 185system.physmem.wrQLenPdf::53 44 # What write queue length does an incoming req see 186system.physmem.wrQLenPdf::54 4 # What write queue length does an incoming req see 187system.physmem.wrQLenPdf::55 4 # What write queue length does an incoming req see 188system.physmem.wrQLenPdf::56 6 # What write queue length does an incoming req see 189system.physmem.wrQLenPdf::57 6 # What write queue length does an incoming req see 190system.physmem.wrQLenPdf::58 3 # What write queue length does an incoming req see 191system.physmem.wrQLenPdf::59 2 # What write queue length does an incoming req see 192system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see 193system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see 194system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see 195system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see 196system.physmem.bytesPerActivate::samples 1604351 # Bytes accessed per row activation 197system.physmem.bytesPerActivate::mean 105.964762 # Bytes accessed per row activation 198system.physmem.bytesPerActivate::gmean 82.430314 # Bytes accessed per row activation 199system.physmem.bytesPerActivate::stdev 134.227606 # Bytes accessed per row activation 200system.physmem.bytesPerActivate::0-127 1240784 77.34% 77.34% # Bytes accessed per row activation 201system.physmem.bytesPerActivate::128-255 261404 16.29% 93.63% # Bytes accessed per row activation 202system.physmem.bytesPerActivate::256-383 44793 2.79% 96.42% # Bytes accessed per row activation 203system.physmem.bytesPerActivate::384-511 17157 1.07% 97.49% # Bytes accessed per row activation 204system.physmem.bytesPerActivate::512-639 10128 0.63% 98.12% # Bytes accessed per row activation 205system.physmem.bytesPerActivate::640-767 4810 0.30% 98.42% # Bytes accessed per row activation 206system.physmem.bytesPerActivate::768-895 3056 0.19% 98.62% # Bytes accessed per row activation 207system.physmem.bytesPerActivate::896-1023 2546 0.16% 98.77% # Bytes accessed per row activation 208system.physmem.bytesPerActivate::1024-1151 19673 1.23% 100.00% # Bytes accessed per row activation 209system.physmem.bytesPerActivate::total 1604351 # Bytes accessed per row activation 210system.physmem.rdPerTurnAround::samples 64945 # Reads before turning the bus around for writes 211system.physmem.rdPerTurnAround::mean 34.562861 # Reads before turning the bus around for writes 212system.physmem.rdPerTurnAround::stdev 155.173168 # Reads before turning the bus around for writes 213system.physmem.rdPerTurnAround::0-1023 64902 99.93% 99.93% # Reads before turning the bus around for writes 214system.physmem.rdPerTurnAround::1024-2047 18 0.03% 99.96% # Reads before turning the bus around for writes 215system.physmem.rdPerTurnAround::2048-3071 12 0.02% 99.98% # Reads before turning the bus around for writes 216system.physmem.rdPerTurnAround::3072-4095 6 0.01% 99.99% # Reads before turning the bus around for writes 217system.physmem.rdPerTurnAround::4096-5119 2 0.00% 99.99% # Reads before turning the bus around for writes 218system.physmem.rdPerTurnAround::10240-11263 1 0.00% 99.99% # Reads before turning the bus around for writes 219system.physmem.rdPerTurnAround::12288-13311 2 0.00% 100.00% # Reads before turning the bus around for writes 220system.physmem.rdPerTurnAround::14336-15359 1 0.00% 100.00% # Reads before turning the bus around for writes 221system.physmem.rdPerTurnAround::22528-23551 1 0.00% 100.00% # Reads before turning the bus around for writes 222system.physmem.rdPerTurnAround::total 64945 # Reads before turning the bus around for writes 223system.physmem.wrPerTurnAround::samples 64945 # Writes before turning the bus around for reads 224system.physmem.wrPerTurnAround::mean 16.941828 # Writes before turning the bus around for reads 225system.physmem.wrPerTurnAround::gmean 16.872806 # Writes before turning the bus around for reads 226system.physmem.wrPerTurnAround::stdev 1.740981 # Writes before turning the bus around for reads 227system.physmem.wrPerTurnAround::16-17 45649 70.29% 70.29% # Writes before turning the bus around for reads 228system.physmem.wrPerTurnAround::18-19 15339 23.62% 93.91% # Writes before turning the bus around for reads 229system.physmem.wrPerTurnAround::20-21 3628 5.59% 99.49% # Writes before turning the bus around for reads 230system.physmem.wrPerTurnAround::22-23 219 0.34% 99.83% # Writes before turning the bus around for reads 231system.physmem.wrPerTurnAround::24-25 37 0.06% 99.89% # Writes before turning the bus around for reads 232system.physmem.wrPerTurnAround::26-27 12 0.02% 99.91% # Writes before turning the bus around for reads 233system.physmem.wrPerTurnAround::28-29 13 0.02% 99.93% # Writes before turning the bus around for reads 234system.physmem.wrPerTurnAround::30-31 7 0.01% 99.94% # Writes before turning the bus around for reads 235system.physmem.wrPerTurnAround::36-37 2 0.00% 99.94% # Writes before turning the bus around for reads 236system.physmem.wrPerTurnAround::38-39 4 0.01% 99.95% # Writes before turning the bus around for reads 237system.physmem.wrPerTurnAround::40-41 17 0.03% 99.97% # Writes before turning the bus around for reads 238system.physmem.wrPerTurnAround::42-43 3 0.00% 99.98% # Writes before turning the bus around for reads 239system.physmem.wrPerTurnAround::44-45 2 0.00% 99.98% # Writes before turning the bus around for reads 240system.physmem.wrPerTurnAround::52-53 1 0.00% 99.98% # Writes before turning the bus around for reads 241system.physmem.wrPerTurnAround::54-55 1 0.00% 99.98% # Writes before turning the bus around for reads 242system.physmem.wrPerTurnAround::56-57 1 0.00% 99.98% # Writes before turning the bus around for reads 243system.physmem.wrPerTurnAround::60-61 1 0.00% 99.99% # Writes before turning the bus around for reads 244system.physmem.wrPerTurnAround::66-67 1 0.00% 99.99% # Writes before turning the bus around for reads 245system.physmem.wrPerTurnAround::68-69 1 0.00% 99.99% # Writes before turning the bus around for reads 246system.physmem.wrPerTurnAround::76-77 1 0.00% 99.99% # Writes before turning the bus around for reads 247system.physmem.wrPerTurnAround::80-81 2 0.00% 99.99% # Writes before turning the bus around for reads 248system.physmem.wrPerTurnAround::82-83 1 0.00% 100.00% # Writes before turning the bus around for reads 249system.physmem.wrPerTurnAround::84-85 1 0.00% 100.00% # Writes before turning the bus around for reads 250system.physmem.wrPerTurnAround::88-89 1 0.00% 100.00% # Writes before turning the bus around for reads 251system.physmem.wrPerTurnAround::90-91 1 0.00% 100.00% # Writes before turning the bus around for reads 252system.physmem.wrPerTurnAround::total 64945 # Writes before turning the bus around for reads 253system.physmem.totQLat 28406230500 # Total ticks spent queuing 254system.physmem.totMemAccLat 98095071750 # Total ticks spent from burst creation until serviced by the DRAM 255system.physmem.totBusLat 11223745000 # Total ticks spent in databus transfers 256system.physmem.totBankLat 58465096250 # Total ticks spent accessing banks 257system.physmem.avgQLat 12654.52 # Average queueing delay per DRAM burst 258system.physmem.avgBankLat 26045.27 # Average bank access latency per DRAM burst 259system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 260system.physmem.avgMemAccLat 43699.80 # Average memory access latency per DRAM burst 261system.physmem.avgRdBW 270.56 # Average DRAM read bandwidth in MiByte/s 262system.physmem.avgWrBW 132.62 # Average achieved write bandwidth in MiByte/s 263system.physmem.avgRdBWSys 270.73 # Average system read bandwidth in MiByte/s 264system.physmem.avgWrBWSys 132.62 # Average system write bandwidth in MiByte/s 265system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 266system.physmem.busUtil 3.15 # Data bus utilization in percentage 267system.physmem.busUtilRead 2.11 # Data bus utilization in percentage for reads 268system.physmem.busUtilWrite 1.04 # Data bus utilization in percentage for writes 269system.physmem.avgRdQLen 1.18 # Average read queue length when enqueuing 270system.physmem.avgWrQLen 25.38 # Average write queue length when enqueuing 271system.physmem.readRowHits 908698 # Number of row buffer hits during reads 272system.physmem.writeRowHits 419053 # Number of row buffer hits during writes 273system.physmem.readRowHitRate 40.48 # Row buffer hit rate for reads 274system.physmem.writeRowHitRate 38.09 # Row buffer hit rate for writes 275system.physmem.avgGap 158670.87 # Average gap between requests 276system.physmem.pageHitRate 39.69 # Row buffer hit rate, read and write combined 277system.physmem.prechargeAllPercent 6.04 # Percentage of time for which DRAM has all the banks in precharge state 278system.membus.throughput 403350610 # Throughput (bytes/s) 279system.membus.trans_dist::ReadReq 1419771 # Transaction distribution 280system.membus.trans_dist::ReadResp 1419771 # Transaction distribution 281system.membus.trans_dist::Writeback 1100304 # Transaction distribution 282system.membus.trans_dist::ReadExReq 826438 # Transaction distribution 283system.membus.trans_dist::ReadExResp 826438 # Transaction distribution 284system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 5592722 # Packet count per connected master and slave (bytes) 285system.membus.pkt_count::total 5592722 # Packet count per connected master and slave (bytes) 286system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 214176832 # Cumulative packet size per connected master and slave (bytes) 287system.membus.tot_pkt_size::total 214176832 # Cumulative packet size per connected master and slave (bytes) 288system.membus.data_through_bus 214176832 # Total data (bytes) 289system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) 290system.membus.reqLayer0.occupancy 12918660500 # Layer occupancy (ticks) 291system.membus.reqLayer0.utilization 2.4 # Layer utilization (%) 292system.membus.respLayer1.occupancy 21056537500 # Layer occupancy (ticks) 293system.membus.respLayer1.utilization 4.0 # Layer utilization (%) 294system.cpu_clk_domain.clock 500 # Clock period in ticks 295system.cpu.branchPred.lookups 303422540 # Number of BP lookups 296system.cpu.branchPred.condPredicted 249650550 # Number of conditional branches predicted 297system.cpu.branchPred.condIncorrect 15218950 # Number of conditional branches incorrect 298system.cpu.branchPred.BTBLookups 174790549 # Number of BTB lookups 299system.cpu.branchPred.BTBHits 161666933 # Number of BTB hits 300system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 301system.cpu.branchPred.BTBHitPct 92.491805 # BTB Hit Percentage 302system.cpu.branchPred.usedRAS 17552768 # Number of times the RAS was used to get a target. 303system.cpu.branchPred.RASInCorrect 208 # Number of incorrect RAS predictions. 304system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 305system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 306system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 307system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 308system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 309system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 310system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 311system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 312system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 313system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 314system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 315system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 316system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 317system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 318system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 319system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 320system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 321system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 322system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 323system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 324system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 325system.cpu.dtb.inst_hits 0 # ITB inst hits 326system.cpu.dtb.inst_misses 0 # ITB inst misses 327system.cpu.dtb.read_hits 0 # DTB read hits 328system.cpu.dtb.read_misses 0 # DTB read misses 329system.cpu.dtb.write_hits 0 # DTB write hits 330system.cpu.dtb.write_misses 0 # DTB write misses 331system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed 332system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 333system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 334system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 335system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB 336system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 337system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch 338system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 339system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions 340system.cpu.dtb.read_accesses 0 # DTB read accesses 341system.cpu.dtb.write_accesses 0 # DTB write accesses 342system.cpu.dtb.inst_accesses 0 # ITB inst accesses 343system.cpu.dtb.hits 0 # DTB hits 344system.cpu.dtb.misses 0 # DTB misses 345system.cpu.dtb.accesses 0 # DTB accesses 346system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 347system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 348system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 349system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 350system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 351system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 352system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 353system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 354system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 355system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 356system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 357system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 358system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 359system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 360system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 361system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 362system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 363system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 364system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits 365system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses 366system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 367system.cpu.itb.inst_hits 0 # ITB inst hits 368system.cpu.itb.inst_misses 0 # ITB inst misses 369system.cpu.itb.read_hits 0 # DTB read hits 370system.cpu.itb.read_misses 0 # DTB read misses 371system.cpu.itb.write_hits 0 # DTB write hits 372system.cpu.itb.write_misses 0 # DTB write misses 373system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed 374system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 375system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 376system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 377system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB 378system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 379system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 380system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 381system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 382system.cpu.itb.read_accesses 0 # DTB read accesses 383system.cpu.itb.write_accesses 0 # DTB write accesses 384system.cpu.itb.inst_accesses 0 # ITB inst accesses 385system.cpu.itb.hits 0 # DTB hits 386system.cpu.itb.misses 0 # DTB misses 387system.cpu.itb.accesses 0 # DTB accesses 388system.cpu.workload.num_syscalls 46 # Number of system calls 389system.cpu.numCycles 1061988388 # number of cpu cycles simulated 390system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 391system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 392system.cpu.fetch.icacheStallCycles 298972523 # Number of cycles fetch is stalled on an Icache miss 393system.cpu.fetch.Insts 2188716520 # Number of instructions fetch has processed 394system.cpu.fetch.Branches 303422540 # Number of branches that fetch encountered 395system.cpu.fetch.predictedBranches 179219701 # Number of branches that fetch has predicted taken 396system.cpu.fetch.Cycles 435616214 # Number of cycles fetch has run and was not squashing or blocked 397system.cpu.fetch.SquashCycles 87982008 # Number of cycles fetch has spent squashing 398system.cpu.fetch.BlockedCycles 163592873 # Number of cycles fetch has spent blocked 399system.cpu.fetch.MiscStallCycles 1 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 400system.cpu.fetch.PendingTrapStallCycles 98 # Number of stall cycles due to pending traps 401system.cpu.fetch.CacheLines 289402821 # Number of cache lines fetched 402system.cpu.fetch.IcacheSquashes 5967581 # Number of outstanding Icache misses that were squashed 403system.cpu.fetch.rateDist::samples 968083151 # Number of instructions fetched each cycle (Total) 404system.cpu.fetch.rateDist::mean 2.501232 # Number of instructions fetched each cycle (Total) 405system.cpu.fetch.rateDist::stdev 3.206704 # Number of instructions fetched each cycle (Total) 406system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 407system.cpu.fetch.rateDist::0 532467013 55.00% 55.00% # Number of instructions fetched each cycle (Total) 408system.cpu.fetch.rateDist::1 25400980 2.62% 57.63% # Number of instructions fetched each cycle (Total) 409system.cpu.fetch.rateDist::2 39071584 4.04% 61.66% # Number of instructions fetched each cycle (Total) 410system.cpu.fetch.rateDist::3 48282365 4.99% 66.65% # Number of instructions fetched each cycle (Total) 411system.cpu.fetch.rateDist::4 43747142 4.52% 71.17% # Number of instructions fetched each cycle (Total) 412system.cpu.fetch.rateDist::5 46387901 4.79% 75.96% # Number of instructions fetched each cycle (Total) 413system.cpu.fetch.rateDist::6 38401401 3.97% 79.93% # Number of instructions fetched each cycle (Total) 414system.cpu.fetch.rateDist::7 18925667 1.95% 81.88% # Number of instructions fetched each cycle (Total) 415system.cpu.fetch.rateDist::8 175399098 18.12% 100.00% # Number of instructions fetched each cycle (Total) 416system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 417system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 418system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 419system.cpu.fetch.rateDist::total 968083151 # Number of instructions fetched each cycle (Total) 420system.cpu.fetch.branchRate 0.285712 # Number of branch fetches per cycle 421system.cpu.fetch.rate 2.060961 # Number of inst fetches per cycle 422system.cpu.decode.IdleCycles 331186258 # Number of cycles decode is idle 423system.cpu.decode.BlockedCycles 141449476 # Number of cycles decode is blocked 424system.cpu.decode.RunCycles 405224090 # Number of cycles decode is running 425system.cpu.decode.UnblockCycles 20322579 # Number of cycles decode is unblocking 426system.cpu.decode.SquashCycles 69900748 # Number of cycles decode is squashing 427system.cpu.decode.BranchResolved 46031045 # Number of times decode resolved a branch 428system.cpu.decode.BranchMispred 725 # Number of times decode detected a branch misprediction 429system.cpu.decode.DecodedInsts 2368410495 # Number of instructions handled by decode 430system.cpu.decode.SquashedInsts 2465 # Number of squashed instructions handled by decode 431system.cpu.rename.SquashCycles 69900748 # Number of cycles rename is squashing 432system.cpu.rename.IdleCycles 354622933 # Number of cycles rename is idle 433system.cpu.rename.BlockCycles 70003752 # Number of cycles rename is blocking 434system.cpu.rename.serializeStallCycles 18690 # count of cycles rename stalled for serializing inst 435system.cpu.rename.RunCycles 400463677 # Number of cycles rename is running 436system.cpu.rename.UnblockCycles 73073351 # Number of cycles rename is unblocking 437system.cpu.rename.RenamedInsts 2305921736 # Number of instructions processed by rename 438system.cpu.rename.ROBFullEvents 149865 # Number of times rename has blocked due to ROB full 439system.cpu.rename.IQFullEvents 5017686 # Number of times rename has blocked due to IQ full 440system.cpu.rename.LSQFullEvents 60142463 # Number of times rename has blocked due to LSQ full 441system.cpu.rename.FullRegisterEvents 10 # Number of times there has been no free registers 442system.cpu.rename.RenamedOperands 2281817078 # Number of destination operands rename has renamed 443system.cpu.rename.RenameLookups 10647699630 # Number of register rename lookups that rename has made 444system.cpu.rename.int_rename_lookups 9761875654 # Number of integer rename lookups 445system.cpu.rename.fp_rename_lookups 372 # Number of floating rename lookups 446system.cpu.rename.CommittedMaps 1706319930 # Number of HB maps that are committed 447system.cpu.rename.UndoneMaps 575497148 # Number of HB maps that are undone due to squashing 448system.cpu.rename.serializingInsts 824 # count of serializing insts renamed 449system.cpu.rename.tempSerializingInsts 821 # count of temporary serializing insts renamed 450system.cpu.rename.skidInsts 160915749 # count of insts added to the skid buffer 451system.cpu.memDep0.insertedLoads 624658588 # Number of loads inserted to the mem dependence unit. 452system.cpu.memDep0.insertedStores 220783882 # Number of stores inserted to the mem dependence unit. 453system.cpu.memDep0.conflictingLoads 86055084 # Number of conflicting loads. 454system.cpu.memDep0.conflictingStores 71680407 # Number of conflicting stores. 455system.cpu.iq.iqInstsAdded 2202175358 # Number of instructions added to the IQ (excludes non-spec) 456system.cpu.iq.iqNonSpecInstsAdded 849 # Number of non-speculative instructions added to the IQ 457system.cpu.iq.iqInstsIssued 2018579412 # Number of instructions issued 458system.cpu.iq.iqSquashedInstsIssued 4016690 # Number of squashed instructions issued 459system.cpu.iq.iqSquashedInstsExamined 474511400 # Number of squashed instructions iterated over during squash; mainly for profiling 460system.cpu.iq.iqSquashedOperandsExamined 1127247409 # Number of squashed operands that are examined and possibly removed from graph 461system.cpu.iq.iqSquashedNonSpecRemoved 679 # Number of squashed non-spec instructions that were removed 462system.cpu.iq.issued_per_cycle::samples 968083151 # Number of insts issued each cycle 463system.cpu.iq.issued_per_cycle::mean 2.085130 # Number of insts issued each cycle 464system.cpu.iq.issued_per_cycle::stdev 1.905910 # Number of insts issued each cycle 465system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 466system.cpu.iq.issued_per_cycle::0 285219249 29.46% 29.46% # Number of insts issued each cycle 467system.cpu.iq.issued_per_cycle::1 153603913 15.87% 45.33% # Number of insts issued each cycle 468system.cpu.iq.issued_per_cycle::2 160908478 16.62% 61.95% # Number of insts issued each cycle 469system.cpu.iq.issued_per_cycle::3 120369215 12.43% 74.38% # Number of insts issued each cycle 470system.cpu.iq.issued_per_cycle::4 123515877 12.76% 87.14% # Number of insts issued each cycle 471system.cpu.iq.issued_per_cycle::5 73725483 7.62% 94.76% # Number of insts issued each cycle 472system.cpu.iq.issued_per_cycle::6 38349194 3.96% 98.72% # Number of insts issued each cycle 473system.cpu.iq.issued_per_cycle::7 9869125 1.02% 99.74% # Number of insts issued each cycle 474system.cpu.iq.issued_per_cycle::8 2522617 0.26% 100.00% # Number of insts issued each cycle 475system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 476system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 477system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 478system.cpu.iq.issued_per_cycle::total 968083151 # Number of insts issued each cycle 479system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 480system.cpu.iq.fu_full::IntAlu 891948 3.74% 3.74% # attempts to use FU when none available 481system.cpu.iq.fu_full::IntMult 5659 0.02% 3.77% # attempts to use FU when none available 482system.cpu.iq.fu_full::IntDiv 0 0.00% 3.77% # attempts to use FU when none available 483system.cpu.iq.fu_full::FloatAdd 0 0.00% 3.77% # attempts to use FU when none available 484system.cpu.iq.fu_full::FloatCmp 0 0.00% 3.77% # attempts to use FU when none available 485system.cpu.iq.fu_full::FloatCvt 0 0.00% 3.77% # attempts to use FU when none available 486system.cpu.iq.fu_full::FloatMult 0 0.00% 3.77% # attempts to use FU when none available 487system.cpu.iq.fu_full::FloatDiv 0 0.00% 3.77% # attempts to use FU when none available 488system.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.77% # attempts to use FU when none available 489system.cpu.iq.fu_full::SimdAdd 0 0.00% 3.77% # attempts to use FU when none available 490system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.77% # attempts to use FU when none available 491system.cpu.iq.fu_full::SimdAlu 0 0.00% 3.77% # attempts to use FU when none available 492system.cpu.iq.fu_full::SimdCmp 0 0.00% 3.77% # attempts to use FU when none available 493system.cpu.iq.fu_full::SimdCvt 0 0.00% 3.77% # attempts to use FU when none available 494system.cpu.iq.fu_full::SimdMisc 0 0.00% 3.77% # attempts to use FU when none available 495system.cpu.iq.fu_full::SimdMult 0 0.00% 3.77% # attempts to use FU when none available 496system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.77% # attempts to use FU when none available 497system.cpu.iq.fu_full::SimdShift 0 0.00% 3.77% # attempts to use FU when none available 498system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.77% # attempts to use FU when none available 499system.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.77% # attempts to use FU when none available 500system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.77% # attempts to use FU when none available 501system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.77% # attempts to use FU when none available 502system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.77% # attempts to use FU when none available 503system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.77% # attempts to use FU when none available 504system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.77% # attempts to use FU when none available 505system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.77% # attempts to use FU when none available 506system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.77% # attempts to use FU when none available 507system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.77% # attempts to use FU when none available 508system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.77% # attempts to use FU when none available 509system.cpu.iq.fu_full::MemRead 18285123 76.74% 80.51% # attempts to use FU when none available 510system.cpu.iq.fu_full::MemWrite 4644794 19.49% 100.00% # attempts to use FU when none available 511system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 512system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 513system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued 514system.cpu.iq.FU_type_0::IntAlu 1236892590 61.28% 61.28% # Type of FU issued 515system.cpu.iq.FU_type_0::IntMult 924644 0.05% 61.32% # Type of FU issued 516system.cpu.iq.FU_type_0::IntDiv 0 0.00% 61.32% # Type of FU issued 517system.cpu.iq.FU_type_0::FloatAdd 2 0.00% 61.32% # Type of FU issued 518system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 61.32% # Type of FU issued 519system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 61.32% # Type of FU issued 520system.cpu.iq.FU_type_0::FloatMult 0 0.00% 61.32% # Type of FU issued 521system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 61.32% # Type of FU issued 522system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 61.32% # Type of FU issued 523system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 61.32% # Type of FU issued 524system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 61.32% # Type of FU issued 525system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 61.32% # Type of FU issued 526system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 61.32% # Type of FU issued 527system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 61.32% # Type of FU issued 528system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 61.32% # Type of FU issued 529system.cpu.iq.FU_type_0::SimdMult 0 0.00% 61.32% # Type of FU issued 530system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 61.32% # Type of FU issued 531system.cpu.iq.FU_type_0::SimdShift 0 0.00% 61.32% # Type of FU issued 532system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 61.32% # Type of FU issued 533system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 61.32% # Type of FU issued 534system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 61.32% # Type of FU issued 535system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 61.32% # Type of FU issued 536system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 61.32% # Type of FU issued 537system.cpu.iq.FU_type_0::SimdFloatCvt 35 0.00% 61.32% # Type of FU issued 538system.cpu.iq.FU_type_0::SimdFloatDiv 1 0.00% 61.32% # Type of FU issued 539system.cpu.iq.FU_type_0::SimdFloatMisc 20 0.00% 61.32% # Type of FU issued 540system.cpu.iq.FU_type_0::SimdFloatMult 5 0.00% 61.32% # Type of FU issued 541system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 61.32% # Type of FU issued 542system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 61.32% # Type of FU issued 543system.cpu.iq.FU_type_0::MemRead 587766580 29.12% 90.44% # Type of FU issued 544system.cpu.iq.FU_type_0::MemWrite 192995535 9.56% 100.00% # Type of FU issued 545system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 546system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 547system.cpu.iq.FU_type_0::total 2018579412 # Type of FU issued 548system.cpu.iq.rate 1.900755 # Inst issue rate 549system.cpu.iq.fu_busy_cnt 23827524 # FU busy when requested 550system.cpu.iq.fu_busy_rate 0.011804 # FU busy rate (busy events/executed inst) 551system.cpu.iq.int_inst_queue_reads 5033085915 # Number of integer instruction queue reads 552system.cpu.iq.int_inst_queue_writes 2676877502 # Number of integer instruction queue writes 553system.cpu.iq.int_inst_queue_wakeup_accesses 1957286875 # Number of integer instruction queue wakeup accesses 554system.cpu.iq.fp_inst_queue_reads 274 # Number of floating instruction queue reads 555system.cpu.iq.fp_inst_queue_writes 546 # Number of floating instruction queue writes 556system.cpu.iq.fp_inst_queue_wakeup_accesses 114 # Number of floating instruction queue wakeup accesses 557system.cpu.iq.int_alu_accesses 2042406797 # Number of integer alu accesses 558system.cpu.iq.fp_alu_accesses 139 # Number of floating point alu accesses 559system.cpu.iew.lsq.thread0.forwLoads 64607409 # Number of loads that had data forwarded from stores 560system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 561system.cpu.iew.lsq.thread0.squashedLoads 138731819 # Number of loads squashed 562system.cpu.iew.lsq.thread0.ignoredResponses 269264 # Number of memory responses ignored because the instruction is squashed 563system.cpu.iew.lsq.thread0.memOrderViolation 192926 # Number of memory ordering violations 564system.cpu.iew.lsq.thread0.squashedStores 45936837 # Number of stores squashed 565system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 566system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 567system.cpu.iew.lsq.thread0.rescheduledLoads 5 # Number of loads that were rescheduled 568system.cpu.iew.lsq.thread0.cacheBlocked 4636852 # Number of times an access to memory failed due to the cache being blocked 569system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 570system.cpu.iew.iewSquashCycles 69900748 # Number of cycles IEW is squashing 571system.cpu.iew.iewBlockCycles 32985264 # Number of cycles IEW is blocking 572system.cpu.iew.iewUnblockCycles 1607893 # Number of cycles IEW is unblocking 573system.cpu.iew.iewDispatchedInsts 2202176322 # Number of instructions dispatched to IQ 574system.cpu.iew.iewDispSquashedInsts 7875030 # Number of squashed instructions skipped by dispatch 575system.cpu.iew.iewDispLoadInsts 624658588 # Number of dispatched load instructions 576system.cpu.iew.iewDispStoreInsts 220783882 # Number of dispatched store instructions 577system.cpu.iew.iewDispNonSpecInsts 787 # Number of dispatched non-speculative instructions 578system.cpu.iew.iewIQFullEvents 480489 # Number of times the IQ has become full, causing a stall 579system.cpu.iew.iewLSQFullEvents 97297 # Number of times the LSQ has become full, causing a stall 580system.cpu.iew.memOrderViolationEvents 192926 # Number of memory order violations 581system.cpu.iew.predictedTakenIncorrect 8154150 # Number of branches that were predicted taken incorrectly 582system.cpu.iew.predictedNotTakenIncorrect 9614096 # Number of branches that were predicted not taken incorrectly 583system.cpu.iew.branchMispredicts 17768246 # Number of branch mispredicts detected at execute 584system.cpu.iew.iewExecutedInsts 1987907812 # Number of executed instructions 585system.cpu.iew.iewExecLoadInsts 573917969 # Number of load instructions executed 586system.cpu.iew.iewExecSquashedInsts 30671600 # Number of squashed instructions skipped in execute 587system.cpu.iew.exec_swp 0 # number of swp insts executed 588system.cpu.iew.exec_nop 115 # number of nop insts executed 589system.cpu.iew.exec_refs 764035004 # number of memory reference insts executed 590system.cpu.iew.exec_branches 238344765 # Number of branches executed 591system.cpu.iew.exec_stores 190117035 # Number of stores executed 592system.cpu.iew.exec_rate 1.871873 # Inst execution rate 593system.cpu.iew.wb_sent 1965721385 # cumulative count of insts sent to commit 594system.cpu.iew.wb_count 1957286989 # cumulative count of insts written-back 595system.cpu.iew.wb_producers 1295353169 # num instructions producing a value 596system.cpu.iew.wb_consumers 2059124619 # num instructions consuming a value 597system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 598system.cpu.iew.wb_rate 1.843040 # insts written-back per cycle 599system.cpu.iew.wb_fanout 0.629080 # average fanout of values written-back 600system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 601system.cpu.commit.commitSquashedInsts 479201419 # The number of squashed insts skipped by commit 602system.cpu.commit.commitNonSpecStalls 170 # The number of times commit has been forced to stall to communicate backwards 603system.cpu.commit.branchMispredicts 15218256 # The number of times a branch was mispredicted 604system.cpu.commit.committed_per_cycle::samples 898182403 # Number of insts commited each cycle 605system.cpu.commit.committed_per_cycle::mean 1.918401 # Number of insts commited each cycle 606system.cpu.commit.committed_per_cycle::stdev 2.718632 # Number of insts commited each cycle 607system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 608system.cpu.commit.committed_per_cycle::0 409520932 45.59% 45.59% # Number of insts commited each cycle 609system.cpu.commit.committed_per_cycle::1 193341126 21.53% 67.12% # Number of insts commited each cycle 610system.cpu.commit.committed_per_cycle::2 72856392 8.11% 75.23% # Number of insts commited each cycle 611system.cpu.commit.committed_per_cycle::3 35266381 3.93% 79.16% # Number of insts commited each cycle 612system.cpu.commit.committed_per_cycle::4 18923261 2.11% 81.27% # Number of insts commited each cycle 613system.cpu.commit.committed_per_cycle::5 30757515 3.42% 84.69% # Number of insts commited each cycle 614system.cpu.commit.committed_per_cycle::6 19970325 2.22% 86.91% # Number of insts commited each cycle 615system.cpu.commit.committed_per_cycle::7 11453537 1.28% 88.19% # Number of insts commited each cycle 616system.cpu.commit.committed_per_cycle::8 106092934 11.81% 100.00% # Number of insts commited each cycle 617system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 618system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 619system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 620system.cpu.commit.committed_per_cycle::total 898182403 # Number of insts commited each cycle 621system.cpu.commit.committedInsts 1544563041 # Number of instructions committed 622system.cpu.commit.committedOps 1723073853 # Number of ops (including micro ops) committed 623system.cpu.commit.swp_count 0 # Number of s/w prefetches committed 624system.cpu.commit.refs 660773814 # Number of memory references committed 625system.cpu.commit.loads 485926769 # Number of loads committed 626system.cpu.commit.membars 62 # Number of memory barriers committed 627system.cpu.commit.branches 213462426 # Number of branches committed 628system.cpu.commit.fp_insts 36 # Number of committed floating point instructions. 629system.cpu.commit.int_insts 1536941841 # Number of committed integer instructions. 630system.cpu.commit.function_calls 13665177 # Number of function calls committed. 631system.cpu.commit.bw_lim_events 106092934 # number cycles where commit BW limit reached 632system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits 633system.cpu.rob.rob_reads 2994364142 # The number of ROB reads 634system.cpu.rob.rob_writes 4474601624 # The number of ROB writes 635system.cpu.timesIdled 1160522 # Number of times that the entire CPU went into an idle state and unscheduled itself 636system.cpu.idleCycles 93905237 # Total number of cycles that the CPU has spent unscheduled due to idling 637system.cpu.committedInsts 1544563023 # Number of Instructions Simulated 638system.cpu.committedOps 1723073835 # Number of Ops (including micro ops) Simulated 639system.cpu.committedInsts_total 1544563023 # Number of Instructions Simulated 640system.cpu.cpi 0.687566 # CPI: Cycles Per Instruction 641system.cpu.cpi_total 0.687566 # CPI: Total CPI of All Threads 642system.cpu.ipc 1.454407 # IPC: Instructions Per Cycle 643system.cpu.ipc_total 1.454407 # IPC: Total IPC of All Threads 644system.cpu.int_regfile_reads 9955508978 # number of integer regfile reads 645system.cpu.int_regfile_writes 1937309574 # number of integer regfile writes 646system.cpu.fp_regfile_reads 108 # number of floating regfile reads 647system.cpu.fp_regfile_writes 108 # number of floating regfile writes 648system.cpu.misc_regfile_reads 737568033 # number of misc regfile reads 649system.cpu.misc_regfile_writes 124 # number of misc regfile writes 650system.cpu.toL2Bus.throughput 1613255878 # Throughput (bytes/s) 651system.cpu.toL2Bus.trans_dist::ReadReq 7708873 # Transaction distribution 652system.cpu.toL2Bus.trans_dist::ReadResp 7708872 # Transaction distribution 653system.cpu.toL2Bus.trans_dist::Writeback 3782409 # Transaction distribution 654system.cpu.toL2Bus.trans_dist::UpgradeReq 3 # Transaction distribution 655system.cpu.toL2Bus.trans_dist::UpgradeResp 3 # Transaction distribution 656system.cpu.toL2Bus.trans_dist::ReadExReq 1893555 # Transaction distribution 657system.cpu.toL2Bus.trans_dist::ReadExResp 1893555 # Transaction distribution 658system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1549 # Packet count per connected master and slave (bytes) 659system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 22985720 # Packet count per connected master and slave (bytes) 660system.cpu.toL2Bus.pkt_count::total 22987269 # Packet count per connected master and slave (bytes) 661system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 49536 # Cumulative packet size per connected master and slave (bytes) 662system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 856579904 # Cumulative packet size per connected master and slave (bytes) 663system.cpu.toL2Bus.tot_pkt_size::total 856629440 # Cumulative packet size per connected master and slave (bytes) 664system.cpu.toL2Bus.data_through_bus 856629440 # Total data (bytes) 665system.cpu.toL2Bus.snoop_data_through_bus 64 # Total snoop data (bytes) 666system.cpu.toL2Bus.reqLayer0.occupancy 10474986844 # Layer occupancy (ticks) 667system.cpu.toL2Bus.reqLayer0.utilization 2.0 # Layer utilization (%) 668system.cpu.toL2Bus.respLayer0.occupancy 1289999 # Layer occupancy (ticks) 669system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 670system.cpu.toL2Bus.respLayer1.occupancy 14746367742 # Layer occupancy (ticks) 671system.cpu.toL2Bus.respLayer1.utilization 2.8 # Layer utilization (%) 672system.cpu.icache.tags.replacements 17 # number of replacements 673system.cpu.icache.tags.tagsinuse 631.201883 # Cycle average of tags in use 674system.cpu.icache.tags.total_refs 289401615 # Total number of references to valid blocks. 675system.cpu.icache.tags.sampled_refs 772 # Sample count of references to valid blocks. 676system.cpu.icache.tags.avg_refs 374872.558290 # Average number of references to valid blocks. 677system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 678system.cpu.icache.tags.occ_blocks::cpu.inst 631.201883 # Average occupied blocks per requestor 679system.cpu.icache.tags.occ_percent::cpu.inst 0.308204 # Average percentage of cache occupancy 680system.cpu.icache.tags.occ_percent::total 0.308204 # Average percentage of cache occupancy 681system.cpu.icache.tags.occ_task_id_blocks::1024 755 # Occupied blocks per task id 682system.cpu.icache.tags.age_task_id_blocks_1024::0 23 # Occupied blocks per task id 683system.cpu.icache.tags.age_task_id_blocks_1024::2 3 # Occupied blocks per task id 684system.cpu.icache.tags.age_task_id_blocks_1024::4 729 # Occupied blocks per task id 685system.cpu.icache.tags.occ_task_id_percent::1024 0.368652 # Percentage of cache occupancy per task id 686system.cpu.icache.tags.tag_accesses 578806417 # Number of tag accesses 687system.cpu.icache.tags.data_accesses 578806417 # Number of data accesses 688system.cpu.icache.ReadReq_hits::cpu.inst 289401622 # number of ReadReq hits 689system.cpu.icache.ReadReq_hits::total 289401622 # number of ReadReq hits 690system.cpu.icache.demand_hits::cpu.inst 289401622 # number of demand (read+write) hits 691system.cpu.icache.demand_hits::total 289401622 # number of demand (read+write) hits 692system.cpu.icache.overall_hits::cpu.inst 289401622 # number of overall hits 693system.cpu.icache.overall_hits::total 289401622 # number of overall hits 694system.cpu.icache.ReadReq_misses::cpu.inst 1199 # number of ReadReq misses 695system.cpu.icache.ReadReq_misses::total 1199 # number of ReadReq misses 696system.cpu.icache.demand_misses::cpu.inst 1199 # number of demand (read+write) misses 697system.cpu.icache.demand_misses::total 1199 # number of demand (read+write) misses 698system.cpu.icache.overall_misses::cpu.inst 1199 # number of overall misses 699system.cpu.icache.overall_misses::total 1199 # number of overall misses 700system.cpu.icache.ReadReq_miss_latency::cpu.inst 84823499 # number of ReadReq miss cycles 701system.cpu.icache.ReadReq_miss_latency::total 84823499 # number of ReadReq miss cycles 702system.cpu.icache.demand_miss_latency::cpu.inst 84823499 # number of demand (read+write) miss cycles 703system.cpu.icache.demand_miss_latency::total 84823499 # number of demand (read+write) miss cycles 704system.cpu.icache.overall_miss_latency::cpu.inst 84823499 # number of overall miss cycles 705system.cpu.icache.overall_miss_latency::total 84823499 # number of overall miss cycles 706system.cpu.icache.ReadReq_accesses::cpu.inst 289402821 # number of ReadReq accesses(hits+misses) 707system.cpu.icache.ReadReq_accesses::total 289402821 # number of ReadReq accesses(hits+misses) 708system.cpu.icache.demand_accesses::cpu.inst 289402821 # number of demand (read+write) accesses 709system.cpu.icache.demand_accesses::total 289402821 # number of demand (read+write) accesses 710system.cpu.icache.overall_accesses::cpu.inst 289402821 # number of overall (read+write) accesses 711system.cpu.icache.overall_accesses::total 289402821 # number of overall (read+write) accesses 712system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000004 # miss rate for ReadReq accesses 713system.cpu.icache.ReadReq_miss_rate::total 0.000004 # miss rate for ReadReq accesses 714system.cpu.icache.demand_miss_rate::cpu.inst 0.000004 # miss rate for demand accesses 715system.cpu.icache.demand_miss_rate::total 0.000004 # miss rate for demand accesses 716system.cpu.icache.overall_miss_rate::cpu.inst 0.000004 # miss rate for overall accesses 717system.cpu.icache.overall_miss_rate::total 0.000004 # miss rate for overall accesses 718system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 70745.203503 # average ReadReq miss latency 719system.cpu.icache.ReadReq_avg_miss_latency::total 70745.203503 # average ReadReq miss latency 720system.cpu.icache.demand_avg_miss_latency::cpu.inst 70745.203503 # average overall miss latency 721system.cpu.icache.demand_avg_miss_latency::total 70745.203503 # average overall miss latency 722system.cpu.icache.overall_avg_miss_latency::cpu.inst 70745.203503 # average overall miss latency 723system.cpu.icache.overall_avg_miss_latency::total 70745.203503 # average overall miss latency 724system.cpu.icache.blocked_cycles::no_mshrs 202 # number of cycles access was blocked 725system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 726system.cpu.icache.blocked::no_mshrs 4 # number of cycles access was blocked 727system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 728system.cpu.icache.avg_blocked_cycles::no_mshrs 50.500000 # average number of cycles each access was blocked 729system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 730system.cpu.icache.fast_writes 0 # number of fast writes performed 731system.cpu.icache.cache_copies 0 # number of cache copies performed 732system.cpu.icache.ReadReq_mshr_hits::cpu.inst 424 # number of ReadReq MSHR hits 733system.cpu.icache.ReadReq_mshr_hits::total 424 # number of ReadReq MSHR hits 734system.cpu.icache.demand_mshr_hits::cpu.inst 424 # number of demand (read+write) MSHR hits 735system.cpu.icache.demand_mshr_hits::total 424 # number of demand (read+write) MSHR hits 736system.cpu.icache.overall_mshr_hits::cpu.inst 424 # number of overall MSHR hits 737system.cpu.icache.overall_mshr_hits::total 424 # number of overall MSHR hits 738system.cpu.icache.ReadReq_mshr_misses::cpu.inst 775 # number of ReadReq MSHR misses 739system.cpu.icache.ReadReq_mshr_misses::total 775 # number of ReadReq MSHR misses 740system.cpu.icache.demand_mshr_misses::cpu.inst 775 # number of demand (read+write) MSHR misses 741system.cpu.icache.demand_mshr_misses::total 775 # number of demand (read+write) MSHR misses 742system.cpu.icache.overall_mshr_misses::cpu.inst 775 # number of overall MSHR misses 743system.cpu.icache.overall_mshr_misses::total 775 # number of overall MSHR misses 744system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 56494501 # number of ReadReq MSHR miss cycles 745system.cpu.icache.ReadReq_mshr_miss_latency::total 56494501 # number of ReadReq MSHR miss cycles 746system.cpu.icache.demand_mshr_miss_latency::cpu.inst 56494501 # number of demand (read+write) MSHR miss cycles 747system.cpu.icache.demand_mshr_miss_latency::total 56494501 # number of demand (read+write) MSHR miss cycles 748system.cpu.icache.overall_mshr_miss_latency::cpu.inst 56494501 # number of overall MSHR miss cycles 749system.cpu.icache.overall_mshr_miss_latency::total 56494501 # number of overall MSHR miss cycles 750system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000003 # mshr miss rate for ReadReq accesses 751system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000003 # mshr miss rate for ReadReq accesses 752system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000003 # mshr miss rate for demand accesses 753system.cpu.icache.demand_mshr_miss_rate::total 0.000003 # mshr miss rate for demand accesses 754system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000003 # mshr miss rate for overall accesses 755system.cpu.icache.overall_mshr_miss_rate::total 0.000003 # mshr miss rate for overall accesses 756system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 72896.130323 # average ReadReq mshr miss latency 757system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72896.130323 # average ReadReq mshr miss latency 758system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 72896.130323 # average overall mshr miss latency 759system.cpu.icache.demand_avg_mshr_miss_latency::total 72896.130323 # average overall mshr miss latency 760system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 72896.130323 # average overall mshr miss latency 761system.cpu.icache.overall_avg_mshr_miss_latency::total 72896.130323 # average overall mshr miss latency 762system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 763system.cpu.l2cache.tags.replacements 2213521 # number of replacements 764system.cpu.l2cache.tags.tagsinuse 31530.649727 # Cycle average of tags in use 765system.cpu.l2cache.tags.total_refs 9247246 # Total number of references to valid blocks. 766system.cpu.l2cache.tags.sampled_refs 2243295 # Sample count of references to valid blocks. 767system.cpu.l2cache.tags.avg_refs 4.122171 # Average number of references to valid blocks. 768system.cpu.l2cache.tags.warmup_cycle 21629133000 # Cycle when the warmup percentage was hit. 769system.cpu.l2cache.tags.occ_blocks::writebacks 14295.824986 # Average occupied blocks per requestor 770system.cpu.l2cache.tags.occ_blocks::cpu.inst 20.209231 # Average occupied blocks per requestor 771system.cpu.l2cache.tags.occ_blocks::cpu.data 17214.615510 # Average occupied blocks per requestor 772system.cpu.l2cache.tags.occ_percent::writebacks 0.436274 # Average percentage of cache occupancy 773system.cpu.l2cache.tags.occ_percent::cpu.inst 0.000617 # Average percentage of cache occupancy 774system.cpu.l2cache.tags.occ_percent::cpu.data 0.525348 # Average percentage of cache occupancy 775system.cpu.l2cache.tags.occ_percent::total 0.962239 # Average percentage of cache occupancy 776system.cpu.l2cache.tags.occ_task_id_blocks::1024 29774 # Occupied blocks per task id 777system.cpu.l2cache.tags.age_task_id_blocks_1024::0 97 # Occupied blocks per task id 778system.cpu.l2cache.tags.age_task_id_blocks_1024::1 79 # Occupied blocks per task id 779system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1889 # Occupied blocks per task id 780system.cpu.l2cache.tags.age_task_id_blocks_1024::3 23754 # Occupied blocks per task id 781system.cpu.l2cache.tags.age_task_id_blocks_1024::4 3955 # Occupied blocks per task id 782system.cpu.l2cache.tags.occ_task_id_percent::1024 0.908630 # Percentage of cache occupancy per task id 783system.cpu.l2cache.tags.tag_accesses 111215565 # Number of tag accesses 784system.cpu.l2cache.tags.data_accesses 111215565 # Number of data accesses 785system.cpu.l2cache.ReadReq_hits::cpu.inst 31 # number of ReadReq hits 786system.cpu.l2cache.ReadReq_hits::cpu.data 6289061 # number of ReadReq hits 787system.cpu.l2cache.ReadReq_hits::total 6289092 # number of ReadReq hits 788system.cpu.l2cache.Writeback_hits::writebacks 3782409 # number of Writeback hits 789system.cpu.l2cache.Writeback_hits::total 3782409 # number of Writeback hits 790system.cpu.l2cache.UpgradeReq_hits::cpu.data 3 # number of UpgradeReq hits 791system.cpu.l2cache.UpgradeReq_hits::total 3 # number of UpgradeReq hits 792system.cpu.l2cache.ReadExReq_hits::cpu.data 1067117 # number of ReadExReq hits 793system.cpu.l2cache.ReadExReq_hits::total 1067117 # number of ReadExReq hits 794system.cpu.l2cache.demand_hits::cpu.inst 31 # number of demand (read+write) hits 795system.cpu.l2cache.demand_hits::cpu.data 7356178 # number of demand (read+write) hits 796system.cpu.l2cache.demand_hits::total 7356209 # number of demand (read+write) hits 797system.cpu.l2cache.overall_hits::cpu.inst 31 # number of overall hits 798system.cpu.l2cache.overall_hits::cpu.data 7356178 # number of overall hits 799system.cpu.l2cache.overall_hits::total 7356209 # number of overall hits 800system.cpu.l2cache.ReadReq_misses::cpu.inst 743 # number of ReadReq misses 801system.cpu.l2cache.ReadReq_misses::cpu.data 1419037 # number of ReadReq misses 802system.cpu.l2cache.ReadReq_misses::total 1419780 # number of ReadReq misses 803system.cpu.l2cache.ReadExReq_misses::cpu.data 826438 # number of ReadExReq misses 804system.cpu.l2cache.ReadExReq_misses::total 826438 # number of ReadExReq misses 805system.cpu.l2cache.demand_misses::cpu.inst 743 # number of demand (read+write) misses 806system.cpu.l2cache.demand_misses::cpu.data 2245475 # number of demand (read+write) misses 807system.cpu.l2cache.demand_misses::total 2246218 # number of demand (read+write) misses 808system.cpu.l2cache.overall_misses::cpu.inst 743 # number of overall misses 809system.cpu.l2cache.overall_misses::cpu.data 2245475 # number of overall misses 810system.cpu.l2cache.overall_misses::total 2246218 # number of overall misses 811system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 55398500 # number of ReadReq miss cycles 812system.cpu.l2cache.ReadReq_miss_latency::cpu.data 122091721000 # number of ReadReq miss cycles 813system.cpu.l2cache.ReadReq_miss_latency::total 122147119500 # number of ReadReq miss cycles 814system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 73834470750 # number of ReadExReq miss cycles 815system.cpu.l2cache.ReadExReq_miss_latency::total 73834470750 # number of ReadExReq miss cycles 816system.cpu.l2cache.demand_miss_latency::cpu.inst 55398500 # number of demand (read+write) miss cycles 817system.cpu.l2cache.demand_miss_latency::cpu.data 195926191750 # number of demand (read+write) miss cycles 818system.cpu.l2cache.demand_miss_latency::total 195981590250 # number of demand (read+write) miss cycles 819system.cpu.l2cache.overall_miss_latency::cpu.inst 55398500 # number of overall miss cycles 820system.cpu.l2cache.overall_miss_latency::cpu.data 195926191750 # number of overall miss cycles 821system.cpu.l2cache.overall_miss_latency::total 195981590250 # number of overall miss cycles 822system.cpu.l2cache.ReadReq_accesses::cpu.inst 774 # number of ReadReq accesses(hits+misses) 823system.cpu.l2cache.ReadReq_accesses::cpu.data 7708098 # number of ReadReq accesses(hits+misses) 824system.cpu.l2cache.ReadReq_accesses::total 7708872 # number of ReadReq accesses(hits+misses) 825system.cpu.l2cache.Writeback_accesses::writebacks 3782409 # number of Writeback accesses(hits+misses) 826system.cpu.l2cache.Writeback_accesses::total 3782409 # number of Writeback accesses(hits+misses) 827system.cpu.l2cache.UpgradeReq_accesses::cpu.data 3 # number of UpgradeReq accesses(hits+misses) 828system.cpu.l2cache.UpgradeReq_accesses::total 3 # number of UpgradeReq accesses(hits+misses) 829system.cpu.l2cache.ReadExReq_accesses::cpu.data 1893555 # number of ReadExReq accesses(hits+misses) 830system.cpu.l2cache.ReadExReq_accesses::total 1893555 # number of ReadExReq accesses(hits+misses) 831system.cpu.l2cache.demand_accesses::cpu.inst 774 # number of demand (read+write) accesses 832system.cpu.l2cache.demand_accesses::cpu.data 9601653 # number of demand (read+write) accesses 833system.cpu.l2cache.demand_accesses::total 9602427 # number of demand (read+write) accesses 834system.cpu.l2cache.overall_accesses::cpu.inst 774 # number of overall (read+write) accesses 835system.cpu.l2cache.overall_accesses::cpu.data 9601653 # number of overall (read+write) accesses 836system.cpu.l2cache.overall_accesses::total 9602427 # number of overall (read+write) accesses 837system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.959948 # miss rate for ReadReq accesses 838system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.184097 # miss rate for ReadReq accesses 839system.cpu.l2cache.ReadReq_miss_rate::total 0.184175 # miss rate for ReadReq accesses 840system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.436448 # miss rate for ReadExReq accesses 841system.cpu.l2cache.ReadExReq_miss_rate::total 0.436448 # miss rate for ReadExReq accesses 842system.cpu.l2cache.demand_miss_rate::cpu.inst 0.959948 # miss rate for demand accesses 843system.cpu.l2cache.demand_miss_rate::cpu.data 0.233863 # miss rate for demand accesses 844system.cpu.l2cache.demand_miss_rate::total 0.233922 # miss rate for demand accesses 845system.cpu.l2cache.overall_miss_rate::cpu.inst 0.959948 # miss rate for overall accesses 846system.cpu.l2cache.overall_miss_rate::cpu.data 0.233863 # miss rate for overall accesses 847system.cpu.l2cache.overall_miss_rate::total 0.233922 # miss rate for overall accesses 848system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74560.565276 # average ReadReq miss latency 849system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 86038.433811 # average ReadReq miss latency 850system.cpu.l2cache.ReadReq_avg_miss_latency::total 86032.427207 # average ReadReq miss latency 851system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 89340.604800 # average ReadExReq miss latency 852system.cpu.l2cache.ReadExReq_avg_miss_latency::total 89340.604800 # average ReadExReq miss latency 853system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74560.565276 # average overall miss latency 854system.cpu.l2cache.demand_avg_miss_latency::cpu.data 87253.784500 # average overall miss latency 855system.cpu.l2cache.demand_avg_miss_latency::total 87249.585859 # average overall miss latency 856system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74560.565276 # average overall miss latency 857system.cpu.l2cache.overall_avg_miss_latency::cpu.data 87253.784500 # average overall miss latency 858system.cpu.l2cache.overall_avg_miss_latency::total 87249.585859 # average overall miss latency 859system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 860system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 861system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 862system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 863system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 864system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 865system.cpu.l2cache.fast_writes 0 # number of fast writes performed 866system.cpu.l2cache.cache_copies 0 # number of cache copies performed 867system.cpu.l2cache.writebacks::writebacks 1100304 # number of writebacks 868system.cpu.l2cache.writebacks::total 1100304 # number of writebacks 869system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 1 # number of ReadReq MSHR hits 870system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 8 # number of ReadReq MSHR hits 871system.cpu.l2cache.ReadReq_mshr_hits::total 9 # number of ReadReq MSHR hits 872system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits 873system.cpu.l2cache.demand_mshr_hits::cpu.data 8 # number of demand (read+write) MSHR hits 874system.cpu.l2cache.demand_mshr_hits::total 9 # number of demand (read+write) MSHR hits 875system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits 876system.cpu.l2cache.overall_mshr_hits::cpu.data 8 # number of overall MSHR hits 877system.cpu.l2cache.overall_mshr_hits::total 9 # number of overall MSHR hits 878system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 742 # number of ReadReq MSHR misses 879system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1419029 # number of ReadReq MSHR misses 880system.cpu.l2cache.ReadReq_mshr_misses::total 1419771 # number of ReadReq MSHR misses 881system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 826438 # number of ReadExReq MSHR misses 882system.cpu.l2cache.ReadExReq_mshr_misses::total 826438 # number of ReadExReq MSHR misses 883system.cpu.l2cache.demand_mshr_misses::cpu.inst 742 # number of demand (read+write) MSHR misses 884system.cpu.l2cache.demand_mshr_misses::cpu.data 2245467 # number of demand (read+write) MSHR misses 885system.cpu.l2cache.demand_mshr_misses::total 2246209 # number of demand (read+write) MSHR misses 886system.cpu.l2cache.overall_mshr_misses::cpu.inst 742 # number of overall MSHR misses 887system.cpu.l2cache.overall_mshr_misses::cpu.data 2245467 # number of overall MSHR misses 888system.cpu.l2cache.overall_mshr_misses::total 2246209 # number of overall MSHR misses 889system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 45997000 # number of ReadReq MSHR miss cycles 890system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 104316352250 # number of ReadReq MSHR miss cycles 891system.cpu.l2cache.ReadReq_mshr_miss_latency::total 104362349250 # number of ReadReq MSHR miss cycles 892system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 63474835750 # number of ReadExReq MSHR miss cycles 893system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 63474835750 # number of ReadExReq MSHR miss cycles 894system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 45997000 # number of demand (read+write) MSHR miss cycles 895system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 167791188000 # number of demand (read+write) MSHR miss cycles 896system.cpu.l2cache.demand_mshr_miss_latency::total 167837185000 # number of demand (read+write) MSHR miss cycles 897system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 45997000 # number of overall MSHR miss cycles 898system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 167791188000 # number of overall MSHR miss cycles 899system.cpu.l2cache.overall_mshr_miss_latency::total 167837185000 # number of overall MSHR miss cycles 900system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.958656 # mshr miss rate for ReadReq accesses 901system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.184096 # mshr miss rate for ReadReq accesses 902system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.184174 # mshr miss rate for ReadReq accesses 903system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.436448 # mshr miss rate for ReadExReq accesses 904system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.436448 # mshr miss rate for ReadExReq accesses 905system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.958656 # mshr miss rate for demand accesses 906system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.233863 # mshr miss rate for demand accesses 907system.cpu.l2cache.demand_mshr_miss_rate::total 0.233921 # mshr miss rate for demand accesses 908system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.958656 # mshr miss rate for overall accesses 909system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.233863 # mshr miss rate for overall accesses 910system.cpu.l2cache.overall_mshr_miss_rate::total 0.233921 # mshr miss rate for overall accesses 911system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 61990.566038 # average ReadReq mshr miss latency 912system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 73512.487941 # average ReadReq mshr miss latency 913system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 73506.466360 # average ReadReq mshr miss latency 914system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 76805.320847 # average ReadExReq mshr miss latency 915system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 76805.320847 # average ReadExReq mshr miss latency 916system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 61990.566038 # average overall mshr miss latency 917system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 74724.406103 # average overall mshr miss latency 918system.cpu.l2cache.demand_avg_mshr_miss_latency::total 74720.199679 # average overall mshr miss latency 919system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 61990.566038 # average overall mshr miss latency 920system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 74724.406103 # average overall mshr miss latency 921system.cpu.l2cache.overall_avg_mshr_miss_latency::total 74720.199679 # average overall mshr miss latency 922system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 923system.cpu.dcache.tags.replacements 9597556 # number of replacements 924system.cpu.dcache.tags.tagsinuse 4088.017894 # Cycle average of tags in use 925system.cpu.dcache.tags.total_refs 656035033 # Total number of references to valid blocks. 926system.cpu.dcache.tags.sampled_refs 9601652 # Sample count of references to valid blocks. 927system.cpu.dcache.tags.avg_refs 68.325225 # Average number of references to valid blocks. 928system.cpu.dcache.tags.warmup_cycle 3543401250 # Cycle when the warmup percentage was hit. 929system.cpu.dcache.tags.occ_blocks::cpu.data 4088.017894 # Average occupied blocks per requestor 930system.cpu.dcache.tags.occ_percent::cpu.data 0.998051 # Average percentage of cache occupancy 931system.cpu.dcache.tags.occ_percent::total 0.998051 # Average percentage of cache occupancy 932system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id 933system.cpu.dcache.tags.age_task_id_blocks_1024::0 619 # Occupied blocks per task id 934system.cpu.dcache.tags.age_task_id_blocks_1024::1 2366 # Occupied blocks per task id 935system.cpu.dcache.tags.age_task_id_blocks_1024::2 1110 # Occupied blocks per task id 936system.cpu.dcache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id 937system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 938system.cpu.dcache.tags.tag_accesses 1355956994 # Number of tag accesses 939system.cpu.dcache.tags.data_accesses 1355956994 # Number of data accesses 940system.cpu.dcache.ReadReq_hits::cpu.data 489079777 # number of ReadReq hits 941system.cpu.dcache.ReadReq_hits::total 489079777 # number of ReadReq hits 942system.cpu.dcache.WriteReq_hits::cpu.data 166955126 # number of WriteReq hits 943system.cpu.dcache.WriteReq_hits::total 166955126 # number of WriteReq hits 944system.cpu.dcache.LoadLockedReq_hits::cpu.data 64 # number of LoadLockedReq hits 945system.cpu.dcache.LoadLockedReq_hits::total 64 # number of LoadLockedReq hits 946system.cpu.dcache.StoreCondReq_hits::cpu.data 61 # number of StoreCondReq hits 947system.cpu.dcache.StoreCondReq_hits::total 61 # number of StoreCondReq hits 948system.cpu.dcache.demand_hits::cpu.data 656034903 # number of demand (read+write) hits 949system.cpu.dcache.demand_hits::total 656034903 # number of demand (read+write) hits 950system.cpu.dcache.overall_hits::cpu.data 656034903 # number of overall hits 951system.cpu.dcache.overall_hits::total 656034903 # number of overall hits 952system.cpu.dcache.ReadReq_misses::cpu.data 11511719 # number of ReadReq misses 953system.cpu.dcache.ReadReq_misses::total 11511719 # number of ReadReq misses 954system.cpu.dcache.WriteReq_misses::cpu.data 5630921 # number of WriteReq misses 955system.cpu.dcache.WriteReq_misses::total 5630921 # number of WriteReq misses 956system.cpu.dcache.LoadLockedReq_misses::cpu.data 3 # number of LoadLockedReq misses 957system.cpu.dcache.LoadLockedReq_misses::total 3 # number of LoadLockedReq misses 958system.cpu.dcache.demand_misses::cpu.data 17142640 # number of demand (read+write) misses 959system.cpu.dcache.demand_misses::total 17142640 # number of demand (read+write) misses 960system.cpu.dcache.overall_misses::cpu.data 17142640 # number of overall misses 961system.cpu.dcache.overall_misses::total 17142640 # number of overall misses 962system.cpu.dcache.ReadReq_miss_latency::cpu.data 356637028987 # number of ReadReq miss cycles 963system.cpu.dcache.ReadReq_miss_latency::total 356637028987 # number of ReadReq miss cycles 964system.cpu.dcache.WriteReq_miss_latency::cpu.data 299385068793 # number of WriteReq miss cycles 965system.cpu.dcache.WriteReq_miss_latency::total 299385068793 # number of WriteReq miss cycles 966system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 231500 # number of LoadLockedReq miss cycles 967system.cpu.dcache.LoadLockedReq_miss_latency::total 231500 # number of LoadLockedReq miss cycles 968system.cpu.dcache.demand_miss_latency::cpu.data 656022097780 # number of demand (read+write) miss cycles 969system.cpu.dcache.demand_miss_latency::total 656022097780 # number of demand (read+write) miss cycles 970system.cpu.dcache.overall_miss_latency::cpu.data 656022097780 # number of overall miss cycles 971system.cpu.dcache.overall_miss_latency::total 656022097780 # number of overall miss cycles 972system.cpu.dcache.ReadReq_accesses::cpu.data 500591496 # number of ReadReq accesses(hits+misses) 973system.cpu.dcache.ReadReq_accesses::total 500591496 # number of ReadReq accesses(hits+misses) 974system.cpu.dcache.WriteReq_accesses::cpu.data 172586047 # number of WriteReq accesses(hits+misses) 975system.cpu.dcache.WriteReq_accesses::total 172586047 # number of WriteReq accesses(hits+misses) 976system.cpu.dcache.LoadLockedReq_accesses::cpu.data 67 # number of LoadLockedReq accesses(hits+misses) 977system.cpu.dcache.LoadLockedReq_accesses::total 67 # number of LoadLockedReq accesses(hits+misses) 978system.cpu.dcache.StoreCondReq_accesses::cpu.data 61 # number of StoreCondReq accesses(hits+misses) 979system.cpu.dcache.StoreCondReq_accesses::total 61 # number of StoreCondReq accesses(hits+misses) 980system.cpu.dcache.demand_accesses::cpu.data 673177543 # number of demand (read+write) accesses 981system.cpu.dcache.demand_accesses::total 673177543 # number of demand (read+write) accesses 982system.cpu.dcache.overall_accesses::cpu.data 673177543 # number of overall (read+write) accesses 983system.cpu.dcache.overall_accesses::total 673177543 # number of overall (read+write) accesses 984system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.022996 # miss rate for ReadReq accesses 985system.cpu.dcache.ReadReq_miss_rate::total 0.022996 # miss rate for ReadReq accesses 986system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.032627 # miss rate for WriteReq accesses 987system.cpu.dcache.WriteReq_miss_rate::total 0.032627 # miss rate for WriteReq accesses 988system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.044776 # miss rate for LoadLockedReq accesses 989system.cpu.dcache.LoadLockedReq_miss_rate::total 0.044776 # miss rate for LoadLockedReq accesses 990system.cpu.dcache.demand_miss_rate::cpu.data 0.025465 # miss rate for demand accesses 991system.cpu.dcache.demand_miss_rate::total 0.025465 # miss rate for demand accesses 992system.cpu.dcache.overall_miss_rate::cpu.data 0.025465 # miss rate for overall accesses 993system.cpu.dcache.overall_miss_rate::total 0.025465 # miss rate for overall accesses 994system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 30980.345245 # average ReadReq miss latency 995system.cpu.dcache.ReadReq_avg_miss_latency::total 30980.345245 # average ReadReq miss latency 996system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 53168.046363 # average WriteReq miss latency 997system.cpu.dcache.WriteReq_avg_miss_latency::total 53168.046363 # average WriteReq miss latency 998system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 77166.666667 # average LoadLockedReq miss latency 999system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77166.666667 # average LoadLockedReq miss latency 1000system.cpu.dcache.demand_avg_miss_latency::cpu.data 38268.440437 # average overall miss latency 1001system.cpu.dcache.demand_avg_miss_latency::total 38268.440437 # average overall miss latency 1002system.cpu.dcache.overall_avg_miss_latency::cpu.data 38268.440437 # average overall miss latency 1003system.cpu.dcache.overall_avg_miss_latency::total 38268.440437 # average overall miss latency 1004system.cpu.dcache.blocked_cycles::no_mshrs 23433940 # number of cycles access was blocked 1005system.cpu.dcache.blocked_cycles::no_targets 3966170 # number of cycles access was blocked 1006system.cpu.dcache.blocked::no_mshrs 1210564 # number of cycles access was blocked 1007system.cpu.dcache.blocked::no_targets 65132 # number of cycles access was blocked 1008system.cpu.dcache.avg_blocked_cycles::no_mshrs 19.357870 # average number of cycles each access was blocked 1009system.cpu.dcache.avg_blocked_cycles::no_targets 60.894338 # average number of cycles each access was blocked 1010system.cpu.dcache.fast_writes 0 # number of fast writes performed 1011system.cpu.dcache.cache_copies 0 # number of cache copies performed 1012system.cpu.dcache.writebacks::writebacks 3782409 # number of writebacks 1013system.cpu.dcache.writebacks::total 3782409 # number of writebacks 1014system.cpu.dcache.ReadReq_mshr_hits::cpu.data 3803620 # number of ReadReq MSHR hits 1015system.cpu.dcache.ReadReq_mshr_hits::total 3803620 # number of ReadReq MSHR hits 1016system.cpu.dcache.WriteReq_mshr_hits::cpu.data 3737364 # number of WriteReq MSHR hits 1017system.cpu.dcache.WriteReq_mshr_hits::total 3737364 # number of WriteReq MSHR hits 1018system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 3 # number of LoadLockedReq MSHR hits 1019system.cpu.dcache.LoadLockedReq_mshr_hits::total 3 # number of LoadLockedReq MSHR hits 1020system.cpu.dcache.demand_mshr_hits::cpu.data 7540984 # number of demand (read+write) MSHR hits 1021system.cpu.dcache.demand_mshr_hits::total 7540984 # number of demand (read+write) MSHR hits 1022system.cpu.dcache.overall_mshr_hits::cpu.data 7540984 # number of overall MSHR hits 1023system.cpu.dcache.overall_mshr_hits::total 7540984 # number of overall MSHR hits 1024system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7708099 # number of ReadReq MSHR misses 1025system.cpu.dcache.ReadReq_mshr_misses::total 7708099 # number of ReadReq MSHR misses 1026system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1893557 # number of WriteReq MSHR misses 1027system.cpu.dcache.WriteReq_mshr_misses::total 1893557 # number of WriteReq MSHR misses 1028system.cpu.dcache.demand_mshr_misses::cpu.data 9601656 # number of demand (read+write) MSHR misses 1029system.cpu.dcache.demand_mshr_misses::total 9601656 # number of demand (read+write) MSHR misses 1030system.cpu.dcache.overall_mshr_misses::cpu.data 9601656 # number of overall MSHR misses 1031system.cpu.dcache.overall_mshr_misses::total 9601656 # number of overall MSHR misses 1032system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 194575797258 # number of ReadReq MSHR miss cycles 1033system.cpu.dcache.ReadReq_mshr_miss_latency::total 194575797258 # number of ReadReq MSHR miss cycles 1034system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 86895396246 # number of WriteReq MSHR miss cycles 1035system.cpu.dcache.WriteReq_mshr_miss_latency::total 86895396246 # number of WriteReq MSHR miss cycles 1036system.cpu.dcache.demand_mshr_miss_latency::cpu.data 281471193504 # number of demand (read+write) MSHR miss cycles 1037system.cpu.dcache.demand_mshr_miss_latency::total 281471193504 # number of demand (read+write) MSHR miss cycles 1038system.cpu.dcache.overall_mshr_miss_latency::cpu.data 281471193504 # number of overall MSHR miss cycles 1039system.cpu.dcache.overall_mshr_miss_latency::total 281471193504 # number of overall MSHR miss cycles 1040system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.015398 # mshr miss rate for ReadReq accesses 1041system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.015398 # mshr miss rate for ReadReq accesses 1042system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.010972 # mshr miss rate for WriteReq accesses 1043system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.010972 # mshr miss rate for WriteReq accesses 1044system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.014263 # mshr miss rate for demand accesses 1045system.cpu.dcache.demand_mshr_miss_rate::total 0.014263 # mshr miss rate for demand accesses 1046system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.014263 # mshr miss rate for overall accesses 1047system.cpu.dcache.overall_mshr_miss_rate::total 0.014263 # mshr miss rate for overall accesses 1048system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 25243.032978 # average ReadReq mshr miss latency 1049system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25243.032978 # average ReadReq mshr miss latency 1050system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 45890.034599 # average WriteReq mshr miss latency 1051system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45890.034599 # average WriteReq mshr miss latency 1052system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 29314.859177 # average overall mshr miss latency 1053system.cpu.dcache.demand_avg_mshr_miss_latency::total 29314.859177 # average overall mshr miss latency 1054system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 29314.859177 # average overall mshr miss latency 1055system.cpu.dcache.overall_avg_mshr_miss_latency::total 29314.859177 # average overall mshr miss latency 1056system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 1057 1058---------- End Simulation Statistics ---------- 1059