config.ini revision 8825
17860SN/A[root] 27860SN/Atype=Root 37860SN/Achildren=system 48825Snilay@cs.wisc.edufull_system=false 57935SN/Atime_sync_enable=false 67935SN/Atime_sync_period=100000000000 77935SN/Atime_sync_spin_threshold=100000000 87860SN/A 97860SN/A[system] 107860SN/Atype=System 117860SN/Achildren=cpu membus physmem 128825Snilay@cs.wisc.eduboot_osflags=a 138825Snilay@cs.wisc.eduinit_param=0 148825Snilay@cs.wisc.edukernel= 158825Snilay@cs.wisc.eduload_addr_mask=1099511627775 167860SN/Amem_mode=atomic 178464SN/Amemories=system.physmem 188721SN/Anum_work_ids=16 197860SN/Aphysmem=system.physmem 208825Snilay@cs.wisc.edureadfile= 218825Snilay@cs.wisc.edusymbolfile= 227935SN/Awork_begin_ckpt_count=0 237935SN/Awork_begin_cpu_id_exit=-1 247935SN/Awork_begin_exit_count=0 257935SN/Awork_cpus_ckpt_count=0 267935SN/Awork_end_ckpt_count=0 277935SN/Awork_end_exit_count=0 287935SN/Awork_item_id=-1 298721SN/Asystem_port=system.membus.port[0] 307860SN/A 317860SN/A[system.cpu] 327860SN/Atype=DerivO3CPU 338825Snilay@cs.wisc.educhildren=dcache dtb fuPool icache interrupts itb l2cache toL2Bus tracer workload 347860SN/ABTBEntries=4096 357860SN/ABTBTagSize=16 367860SN/ALFSTSize=1024 377860SN/ALQEntries=32 388210SN/ALSQCheckLoads=true 398210SN/ALSQDepCheckShift=4 407860SN/ARASSize=16 417860SN/ASQEntries=32 427860SN/ASSITSize=1024 437860SN/Aactivity=0 447860SN/AbackComSize=5 457860SN/AcachePorts=200 467860SN/Achecker=Null 477860SN/AchoiceCtrBits=2 487860SN/AchoicePredictorSize=8192 497860SN/Aclock=500 507860SN/AcommitToDecodeDelay=1 517860SN/AcommitToFetchDelay=1 527860SN/AcommitToIEWDelay=1 537860SN/AcommitToRenameDelay=1 547860SN/AcommitWidth=8 557860SN/Acpu_id=0 567860SN/AdecodeToFetchDelay=1 577860SN/AdecodeToRenameDelay=1 587860SN/AdecodeWidth=8 597860SN/Adefer_registration=false 607860SN/AdispatchWidth=8 617860SN/Ado_checkpoint_insts=true 628825Snilay@cs.wisc.edudo_quiesce=true 637860SN/Ado_statistics_insts=true 647860SN/Adtb=system.cpu.dtb 657860SN/AfetchToDecodeDelay=1 667860SN/AfetchTrapLatency=1 677860SN/AfetchWidth=8 687860SN/AforwardComSize=5 697860SN/AfuPool=system.cpu.fuPool 707860SN/Afunction_trace=false 717860SN/Afunction_trace_start=0 727860SN/AglobalCtrBits=2 737860SN/AglobalHistoryBits=13 747860SN/AglobalPredictorSize=8192 757860SN/AiewToCommitDelay=1 767860SN/AiewToDecodeDelay=1 777860SN/AiewToFetchDelay=1 787860SN/AiewToRenameDelay=1 797860SN/AinstShiftAmt=2 808825Snilay@cs.wisc.eduinterrupts=system.cpu.interrupts 817860SN/AissueToExecuteDelay=1 827860SN/AissueWidth=8 837860SN/Aitb=system.cpu.itb 847860SN/AlocalCtrBits=2 857860SN/AlocalHistoryBits=11 867860SN/AlocalHistoryTableSize=2048 877860SN/AlocalPredictorSize=2048 887860SN/Amax_insts_all_threads=0 897860SN/Amax_insts_any_thread=0 907860SN/Amax_loads_all_threads=0 917860SN/Amax_loads_any_thread=0 928825Snilay@cs.wisc.eduneedsTSO=false 937860SN/AnumIQEntries=64 947860SN/AnumPhysFloatRegs=256 957860SN/AnumPhysIntRegs=256 967860SN/AnumROBEntries=192 977860SN/AnumRobs=1 987860SN/AnumThreads=1 997860SN/Aphase=0 1007860SN/ApredType=tournament 1018825Snilay@cs.wisc.eduprofile=0 1027860SN/Aprogress_interval=0 1037860SN/ArenameToDecodeDelay=1 1047860SN/ArenameToFetchDelay=1 1057860SN/ArenameToIEWDelay=2 1067860SN/ArenameToROBDelay=1 1077860SN/ArenameWidth=8 1087860SN/AsmtCommitPolicy=RoundRobin 1097860SN/AsmtFetchPolicy=SingleThread 1107860SN/AsmtIQPolicy=Partitioned 1117860SN/AsmtIQThreshold=100 1127860SN/AsmtLSQPolicy=Partitioned 1137860SN/AsmtLSQThreshold=100 1147860SN/AsmtNumFetchingThreads=1 1157860SN/AsmtROBPolicy=Partitioned 1167860SN/AsmtROBThreshold=100 1177860SN/AsquashWidth=8 1188521SN/Astore_set_clear_period=250000 1197860SN/Asystem=system 1207860SN/Atracer=system.cpu.tracer 1217860SN/AtrapLatency=13 1227860SN/AwbDepth=1 1237860SN/AwbWidth=8 1247860SN/Aworkload=system.cpu.workload 1257860SN/Adcache_port=system.cpu.dcache.cpu_side 1267860SN/Aicache_port=system.cpu.icache.cpu_side 1277860SN/A 1287860SN/A[system.cpu.dcache] 1297860SN/Atype=BaseCache 1307860SN/Aaddr_range=0:18446744073709551615 1317860SN/Aassoc=2 1327860SN/Ablock_size=64 1337860SN/Aforward_snoops=true 1347860SN/Ahash_delay=1 1358150SN/Ais_top_level=true 1367860SN/Alatency=1000 1377860SN/Amax_miss_count=0 1387860SN/Amshrs=10 1397860SN/Anum_cpus=1 1407860SN/Aprefetch_data_accesses_only=false 1417860SN/Aprefetch_degree=1 1427860SN/Aprefetch_latency=10000 1437860SN/Aprefetch_on_access=false 1447860SN/Aprefetch_past_page=false 1457860SN/Aprefetch_policy=none 1467860SN/Aprefetch_serial_squash=false 1477860SN/Aprefetch_use_cpu_id=true 1487860SN/Aprefetcher_size=100 1497860SN/AprioritizeRequests=false 1507860SN/Arepl=Null 1517860SN/Asize=262144 1527860SN/Asubblock_size=0 1537860SN/Atgts_per_mshr=20 1547860SN/Atrace_addr=0 1557860SN/Atwo_queue=false 1567860SN/Awrite_buffers=8 1577860SN/Acpu_side=system.cpu.dcache_port 1587860SN/Amem_side=system.cpu.toL2Bus.port[1] 1597860SN/A 1607860SN/A[system.cpu.dtb] 1617860SN/Atype=ArmTLB 1628825Snilay@cs.wisc.educhildren=walker 1637860SN/Asize=64 1648825Snilay@cs.wisc.eduwalker=system.cpu.dtb.walker 1658825Snilay@cs.wisc.edu 1668825Snilay@cs.wisc.edu[system.cpu.dtb.walker] 1678825Snilay@cs.wisc.edutype=ArmTableWalker 1688825Snilay@cs.wisc.edumax_backoff=100000 1698825Snilay@cs.wisc.edumin_backoff=0 1708825Snilay@cs.wisc.edusys=system 1718825Snilay@cs.wisc.eduport=system.cpu.toL2Bus.port[3] 1727860SN/A 1737860SN/A[system.cpu.fuPool] 1747860SN/Atype=FUPool 1757860SN/Achildren=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 1767860SN/AFUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8 1777860SN/A 1787860SN/A[system.cpu.fuPool.FUList0] 1797860SN/Atype=FUDesc 1807860SN/Achildren=opList 1817860SN/Acount=6 1827860SN/AopList=system.cpu.fuPool.FUList0.opList 1837860SN/A 1847860SN/A[system.cpu.fuPool.FUList0.opList] 1857860SN/Atype=OpDesc 1867860SN/AissueLat=1 1877860SN/AopClass=IntAlu 1887860SN/AopLat=1 1897860SN/A 1907860SN/A[system.cpu.fuPool.FUList1] 1917860SN/Atype=FUDesc 1927860SN/Achildren=opList0 opList1 1937860SN/Acount=2 1947860SN/AopList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1 1957860SN/A 1967860SN/A[system.cpu.fuPool.FUList1.opList0] 1977860SN/Atype=OpDesc 1987860SN/AissueLat=1 1997860SN/AopClass=IntMult 2007860SN/AopLat=3 2017860SN/A 2027860SN/A[system.cpu.fuPool.FUList1.opList1] 2037860SN/Atype=OpDesc 2047860SN/AissueLat=19 2057860SN/AopClass=IntDiv 2067860SN/AopLat=20 2077860SN/A 2087860SN/A[system.cpu.fuPool.FUList2] 2097860SN/Atype=FUDesc 2107860SN/Achildren=opList0 opList1 opList2 2117860SN/Acount=4 2127860SN/AopList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2 2137860SN/A 2147860SN/A[system.cpu.fuPool.FUList2.opList0] 2157860SN/Atype=OpDesc 2167860SN/AissueLat=1 2177860SN/AopClass=FloatAdd 2187860SN/AopLat=2 2197860SN/A 2207860SN/A[system.cpu.fuPool.FUList2.opList1] 2217860SN/Atype=OpDesc 2227860SN/AissueLat=1 2237860SN/AopClass=FloatCmp 2247860SN/AopLat=2 2257860SN/A 2267860SN/A[system.cpu.fuPool.FUList2.opList2] 2277860SN/Atype=OpDesc 2287860SN/AissueLat=1 2297860SN/AopClass=FloatCvt 2307860SN/AopLat=2 2317860SN/A 2327860SN/A[system.cpu.fuPool.FUList3] 2337860SN/Atype=FUDesc 2347860SN/Achildren=opList0 opList1 opList2 2357860SN/Acount=2 2367860SN/AopList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2 2377860SN/A 2387860SN/A[system.cpu.fuPool.FUList3.opList0] 2397860SN/Atype=OpDesc 2407860SN/AissueLat=1 2417860SN/AopClass=FloatMult 2427860SN/AopLat=4 2437860SN/A 2447860SN/A[system.cpu.fuPool.FUList3.opList1] 2457860SN/Atype=OpDesc 2467860SN/AissueLat=12 2477860SN/AopClass=FloatDiv 2487860SN/AopLat=12 2497860SN/A 2507860SN/A[system.cpu.fuPool.FUList3.opList2] 2517860SN/Atype=OpDesc 2527860SN/AissueLat=24 2537860SN/AopClass=FloatSqrt 2547860SN/AopLat=24 2557860SN/A 2567860SN/A[system.cpu.fuPool.FUList4] 2577860SN/Atype=FUDesc 2587860SN/Achildren=opList 2597860SN/Acount=0 2607860SN/AopList=system.cpu.fuPool.FUList4.opList 2617860SN/A 2627860SN/A[system.cpu.fuPool.FUList4.opList] 2637860SN/Atype=OpDesc 2647860SN/AissueLat=1 2657860SN/AopClass=MemRead 2667860SN/AopLat=1 2677860SN/A 2687860SN/A[system.cpu.fuPool.FUList5] 2697860SN/Atype=FUDesc 2707860SN/Achildren=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 2717860SN/Acount=4 2727860SN/AopList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19 2737860SN/A 2747860SN/A[system.cpu.fuPool.FUList5.opList00] 2757860SN/Atype=OpDesc 2767860SN/AissueLat=1 2777860SN/AopClass=SimdAdd 2787860SN/AopLat=1 2797860SN/A 2807860SN/A[system.cpu.fuPool.FUList5.opList01] 2817860SN/Atype=OpDesc 2827860SN/AissueLat=1 2837860SN/AopClass=SimdAddAcc 2847860SN/AopLat=1 2857860SN/A 2867860SN/A[system.cpu.fuPool.FUList5.opList02] 2877860SN/Atype=OpDesc 2887860SN/AissueLat=1 2897860SN/AopClass=SimdAlu 2907860SN/AopLat=1 2917860SN/A 2927860SN/A[system.cpu.fuPool.FUList5.opList03] 2937860SN/Atype=OpDesc 2947860SN/AissueLat=1 2957860SN/AopClass=SimdCmp 2967860SN/AopLat=1 2977860SN/A 2987860SN/A[system.cpu.fuPool.FUList5.opList04] 2997860SN/Atype=OpDesc 3007860SN/AissueLat=1 3017860SN/AopClass=SimdCvt 3027860SN/AopLat=1 3037860SN/A 3047860SN/A[system.cpu.fuPool.FUList5.opList05] 3057860SN/Atype=OpDesc 3067860SN/AissueLat=1 3077860SN/AopClass=SimdMisc 3087860SN/AopLat=1 3097860SN/A 3107860SN/A[system.cpu.fuPool.FUList5.opList06] 3117860SN/Atype=OpDesc 3127860SN/AissueLat=1 3137860SN/AopClass=SimdMult 3147860SN/AopLat=1 3157860SN/A 3167860SN/A[system.cpu.fuPool.FUList5.opList07] 3177860SN/Atype=OpDesc 3187860SN/AissueLat=1 3197860SN/AopClass=SimdMultAcc 3207860SN/AopLat=1 3217860SN/A 3227860SN/A[system.cpu.fuPool.FUList5.opList08] 3237860SN/Atype=OpDesc 3247860SN/AissueLat=1 3257860SN/AopClass=SimdShift 3267860SN/AopLat=1 3277860SN/A 3287860SN/A[system.cpu.fuPool.FUList5.opList09] 3297860SN/Atype=OpDesc 3307860SN/AissueLat=1 3317860SN/AopClass=SimdShiftAcc 3327860SN/AopLat=1 3337860SN/A 3347860SN/A[system.cpu.fuPool.FUList5.opList10] 3357860SN/Atype=OpDesc 3367860SN/AissueLat=1 3377860SN/AopClass=SimdSqrt 3387860SN/AopLat=1 3397860SN/A 3407860SN/A[system.cpu.fuPool.FUList5.opList11] 3417860SN/Atype=OpDesc 3427860SN/AissueLat=1 3437860SN/AopClass=SimdFloatAdd 3447860SN/AopLat=1 3457860SN/A 3467860SN/A[system.cpu.fuPool.FUList5.opList12] 3477860SN/Atype=OpDesc 3487860SN/AissueLat=1 3497860SN/AopClass=SimdFloatAlu 3507860SN/AopLat=1 3517860SN/A 3527860SN/A[system.cpu.fuPool.FUList5.opList13] 3537860SN/Atype=OpDesc 3547860SN/AissueLat=1 3557860SN/AopClass=SimdFloatCmp 3567860SN/AopLat=1 3577860SN/A 3587860SN/A[system.cpu.fuPool.FUList5.opList14] 3597860SN/Atype=OpDesc 3607860SN/AissueLat=1 3617860SN/AopClass=SimdFloatCvt 3627860SN/AopLat=1 3637860SN/A 3647860SN/A[system.cpu.fuPool.FUList5.opList15] 3657860SN/Atype=OpDesc 3667860SN/AissueLat=1 3677860SN/AopClass=SimdFloatDiv 3687860SN/AopLat=1 3697860SN/A 3707860SN/A[system.cpu.fuPool.FUList5.opList16] 3717860SN/Atype=OpDesc 3727860SN/AissueLat=1 3737860SN/AopClass=SimdFloatMisc 3747860SN/AopLat=1 3757860SN/A 3767860SN/A[system.cpu.fuPool.FUList5.opList17] 3777860SN/Atype=OpDesc 3787860SN/AissueLat=1 3797860SN/AopClass=SimdFloatMult 3807860SN/AopLat=1 3817860SN/A 3827860SN/A[system.cpu.fuPool.FUList5.opList18] 3837860SN/Atype=OpDesc 3847860SN/AissueLat=1 3857860SN/AopClass=SimdFloatMultAcc 3867860SN/AopLat=1 3877860SN/A 3887860SN/A[system.cpu.fuPool.FUList5.opList19] 3897860SN/Atype=OpDesc 3907860SN/AissueLat=1 3917860SN/AopClass=SimdFloatSqrt 3927860SN/AopLat=1 3937860SN/A 3947860SN/A[system.cpu.fuPool.FUList6] 3957860SN/Atype=FUDesc 3967860SN/Achildren=opList 3977860SN/Acount=0 3987860SN/AopList=system.cpu.fuPool.FUList6.opList 3997860SN/A 4007860SN/A[system.cpu.fuPool.FUList6.opList] 4017860SN/Atype=OpDesc 4027860SN/AissueLat=1 4037860SN/AopClass=MemWrite 4047860SN/AopLat=1 4057860SN/A 4067860SN/A[system.cpu.fuPool.FUList7] 4077860SN/Atype=FUDesc 4087860SN/Achildren=opList0 opList1 4097860SN/Acount=4 4107860SN/AopList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1 4117860SN/A 4127860SN/A[system.cpu.fuPool.FUList7.opList0] 4137860SN/Atype=OpDesc 4147860SN/AissueLat=1 4157860SN/AopClass=MemRead 4167860SN/AopLat=1 4177860SN/A 4187860SN/A[system.cpu.fuPool.FUList7.opList1] 4197860SN/Atype=OpDesc 4207860SN/AissueLat=1 4217860SN/AopClass=MemWrite 4227860SN/AopLat=1 4237860SN/A 4247860SN/A[system.cpu.fuPool.FUList8] 4257860SN/Atype=FUDesc 4267860SN/Achildren=opList 4277860SN/Acount=1 4287860SN/AopList=system.cpu.fuPool.FUList8.opList 4297860SN/A 4307860SN/A[system.cpu.fuPool.FUList8.opList] 4317860SN/Atype=OpDesc 4327860SN/AissueLat=3 4337860SN/AopClass=IprAccess 4347860SN/AopLat=3 4357860SN/A 4367860SN/A[system.cpu.icache] 4377860SN/Atype=BaseCache 4387860SN/Aaddr_range=0:18446744073709551615 4397860SN/Aassoc=2 4407860SN/Ablock_size=64 4417860SN/Aforward_snoops=true 4427860SN/Ahash_delay=1 4438150SN/Ais_top_level=true 4447860SN/Alatency=1000 4457860SN/Amax_miss_count=0 4467860SN/Amshrs=10 4477860SN/Anum_cpus=1 4487860SN/Aprefetch_data_accesses_only=false 4497860SN/Aprefetch_degree=1 4507860SN/Aprefetch_latency=10000 4517860SN/Aprefetch_on_access=false 4527860SN/Aprefetch_past_page=false 4537860SN/Aprefetch_policy=none 4547860SN/Aprefetch_serial_squash=false 4557860SN/Aprefetch_use_cpu_id=true 4567860SN/Aprefetcher_size=100 4577860SN/AprioritizeRequests=false 4587860SN/Arepl=Null 4597860SN/Asize=131072 4607860SN/Asubblock_size=0 4617860SN/Atgts_per_mshr=20 4627860SN/Atrace_addr=0 4637860SN/Atwo_queue=false 4647860SN/Awrite_buffers=8 4657860SN/Acpu_side=system.cpu.icache_port 4667860SN/Amem_side=system.cpu.toL2Bus.port[0] 4677860SN/A 4688825Snilay@cs.wisc.edu[system.cpu.interrupts] 4698825Snilay@cs.wisc.edutype=ArmInterrupts 4708825Snilay@cs.wisc.edu 4717860SN/A[system.cpu.itb] 4727860SN/Atype=ArmTLB 4738825Snilay@cs.wisc.educhildren=walker 4747860SN/Asize=64 4758825Snilay@cs.wisc.eduwalker=system.cpu.itb.walker 4768825Snilay@cs.wisc.edu 4778825Snilay@cs.wisc.edu[system.cpu.itb.walker] 4788825Snilay@cs.wisc.edutype=ArmTableWalker 4798825Snilay@cs.wisc.edumax_backoff=100000 4808825Snilay@cs.wisc.edumin_backoff=0 4818825Snilay@cs.wisc.edusys=system 4828825Snilay@cs.wisc.eduport=system.cpu.toL2Bus.port[2] 4837860SN/A 4847860SN/A[system.cpu.l2cache] 4857860SN/Atype=BaseCache 4867860SN/Aaddr_range=0:18446744073709551615 4877860SN/Aassoc=2 4887860SN/Ablock_size=64 4897860SN/Aforward_snoops=true 4907860SN/Ahash_delay=1 4918150SN/Ais_top_level=false 4927860SN/Alatency=1000 4937860SN/Amax_miss_count=0 4947860SN/Amshrs=10 4957860SN/Anum_cpus=1 4967860SN/Aprefetch_data_accesses_only=false 4977860SN/Aprefetch_degree=1 4987860SN/Aprefetch_latency=10000 4997860SN/Aprefetch_on_access=false 5007860SN/Aprefetch_past_page=false 5017860SN/Aprefetch_policy=none 5027860SN/Aprefetch_serial_squash=false 5037860SN/Aprefetch_use_cpu_id=true 5047860SN/Aprefetcher_size=100 5057860SN/AprioritizeRequests=false 5067860SN/Arepl=Null 5077860SN/Asize=2097152 5087860SN/Asubblock_size=0 5097860SN/Atgts_per_mshr=5 5107860SN/Atrace_addr=0 5117860SN/Atwo_queue=false 5127860SN/Awrite_buffers=8 5138825Snilay@cs.wisc.educpu_side=system.cpu.toL2Bus.port[4] 5148721SN/Amem_side=system.membus.port[2] 5157860SN/A 5167860SN/A[system.cpu.toL2Bus] 5177860SN/Atype=Bus 5187860SN/Ablock_size=64 5197860SN/Abus_id=0 5207860SN/Aclock=1000 5217860SN/Aheader_cycles=1 5227860SN/Ause_default_range=false 5237860SN/Awidth=64 5248825Snilay@cs.wisc.eduport=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port system.cpu.l2cache.cpu_side 5257860SN/A 5267860SN/A[system.cpu.tracer] 5277860SN/Atype=ExeTracer 5287860SN/A 5297860SN/A[system.cpu.workload] 5307860SN/Atype=LiveProcess 5317860SN/Acmd=bzip2 input.source 1 5328825Snilay@cs.wisc.educwd=build/ARM/tests/opt/long/se/60.bzip2/arm/linux/o3-timing 5337860SN/Aegid=100 5347860SN/Aenv= 5357860SN/Aerrout=cerr 5367860SN/Aeuid=100 5378825Snilay@cs.wisc.eduexecutable=/scratch/nilay/GEM5/dist/m5/cpu2000/binaries/arm/linux/bzip2 5387860SN/Agid=100 5397860SN/Ainput=cin 5407860SN/Amax_stack_size=67108864 5417860SN/Aoutput=cout 5427860SN/Apid=100 5437860SN/Appid=99 5447860SN/Asimpoint=0 5457860SN/Asystem=system 5467860SN/Auid=100 5477860SN/A 5487860SN/A[system.membus] 5497860SN/Atype=Bus 5507860SN/Ablock_size=64 5517860SN/Abus_id=0 5527860SN/Aclock=1000 5537860SN/Aheader_cycles=1 5547860SN/Ause_default_range=false 5557860SN/Awidth=64 5568721SN/Aport=system.system_port system.physmem.port[0] system.cpu.l2cache.mem_side 5577860SN/A 5587860SN/A[system.physmem] 5597860SN/Atype=PhysicalMemory 5607860SN/Afile= 5617860SN/Alatency=30000 5627860SN/Alatency_var=0 5637860SN/Anull=false 5647860SN/Arange=0:134217727 5657860SN/Azero=false 5668721SN/Aport=system.membus.port[1] 5677860SN/A 568