stats.txt revision 10038:7eccd14e2610
1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 2.326119 # Number of seconds simulated 4sim_ticks 2326118592000 # Number of ticks simulated 5final_tick 2326118592000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks 7host_inst_rate 908275 # Simulator instruction rate (inst/s) 8host_op_rate 1232140 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 1529204664 # Simulator tick rate (ticks/s) 10host_mem_usage 276728 # Number of bytes of host memory used 11host_seconds 1521.13 # Real time elapsed on the host 12sim_insts 1381604339 # Number of instructions simulated 13sim_ops 1874244941 # Number of ops (including micro ops) simulated 14system.voltage_domain.voltage 1 # Voltage in Volts 15system.clk_domain.clock 1000 # Clock period in ticks 16system.physmem.bytes_read::cpu.inst 113472 # Number of bytes read from this memory 17system.physmem.bytes_read::cpu.data 30232512 # Number of bytes read from this memory 18system.physmem.bytes_read::total 30345984 # Number of bytes read from this memory 19system.physmem.bytes_inst_read::cpu.inst 113472 # Number of instructions bytes read from this memory 20system.physmem.bytes_inst_read::total 113472 # Number of instructions bytes read from this memory 21system.physmem.bytes_written::writebacks 4230336 # Number of bytes written to this memory 22system.physmem.bytes_written::total 4230336 # Number of bytes written to this memory 23system.physmem.num_reads::cpu.inst 1773 # Number of read requests responded to by this memory 24system.physmem.num_reads::cpu.data 472383 # Number of read requests responded to by this memory 25system.physmem.num_reads::total 474156 # Number of read requests responded to by this memory 26system.physmem.num_writes::writebacks 66099 # Number of write requests responded to by this memory 27system.physmem.num_writes::total 66099 # Number of write requests responded to by this memory 28system.physmem.bw_read::cpu.inst 48782 # Total read bandwidth from this memory (bytes/s) 29system.physmem.bw_read::cpu.data 12996978 # Total read bandwidth from this memory (bytes/s) 30system.physmem.bw_read::total 13045760 # Total read bandwidth from this memory (bytes/s) 31system.physmem.bw_inst_read::cpu.inst 48782 # Instruction read bandwidth from this memory (bytes/s) 32system.physmem.bw_inst_read::total 48782 # Instruction read bandwidth from this memory (bytes/s) 33system.physmem.bw_write::writebacks 1818624 # Write bandwidth from this memory (bytes/s) 34system.physmem.bw_write::total 1818624 # Write bandwidth from this memory (bytes/s) 35system.physmem.bw_total::writebacks 1818624 # Total bandwidth to/from this memory (bytes/s) 36system.physmem.bw_total::cpu.inst 48782 # Total bandwidth to/from this memory (bytes/s) 37system.physmem.bw_total::cpu.data 12996978 # Total bandwidth to/from this memory (bytes/s) 38system.physmem.bw_total::total 14864384 # Total bandwidth to/from this memory (bytes/s) 39system.membus.throughput 14864384 # Throughput (bytes/s) 40system.membus.trans_dist::ReadReq 408063 # Transaction distribution 41system.membus.trans_dist::ReadResp 408063 # Transaction distribution 42system.membus.trans_dist::Writeback 66099 # Transaction distribution 43system.membus.trans_dist::ReadExReq 66093 # Transaction distribution 44system.membus.trans_dist::ReadExResp 66093 # Transaction distribution 45system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1014411 # Packet count per connected master and slave (bytes) 46system.membus.pkt_count::total 1014411 # Packet count per connected master and slave (bytes) 47system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 34576320 # Cumulative packet size per connected master and slave (bytes) 48system.membus.tot_pkt_size::total 34576320 # Cumulative packet size per connected master and slave (bytes) 49system.membus.data_through_bus 34576320 # Total data (bytes) 50system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) 51system.membus.reqLayer0.occupancy 1069047000 # Layer occupancy (ticks) 52system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) 53system.membus.respLayer1.occupancy 4267404000 # Layer occupancy (ticks) 54system.membus.respLayer1.utilization 0.2 # Layer utilization (%) 55system.cpu_clk_domain.clock 500 # Clock period in ticks 56system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 57system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 58system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 59system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 60system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 61system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 62system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 63system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 64system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 65system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 66system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 67system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 68system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 69system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 70system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 71system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 72system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 73system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 74system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 75system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 76system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 77system.cpu.dtb.inst_hits 0 # ITB inst hits 78system.cpu.dtb.inst_misses 0 # ITB inst misses 79system.cpu.dtb.read_hits 0 # DTB read hits 80system.cpu.dtb.read_misses 0 # DTB read misses 81system.cpu.dtb.write_hits 0 # DTB write hits 82system.cpu.dtb.write_misses 0 # DTB write misses 83system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed 84system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 85system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 86system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 87system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB 88system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 89system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch 90system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 91system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions 92system.cpu.dtb.read_accesses 0 # DTB read accesses 93system.cpu.dtb.write_accesses 0 # DTB write accesses 94system.cpu.dtb.inst_accesses 0 # ITB inst accesses 95system.cpu.dtb.hits 0 # DTB hits 96system.cpu.dtb.misses 0 # DTB misses 97system.cpu.dtb.accesses 0 # DTB accesses 98system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 99system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 100system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 101system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 102system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 103system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 104system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 105system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 106system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 107system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 108system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 109system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 110system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 111system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 112system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 113system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 114system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 115system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 116system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits 117system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses 118system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 119system.cpu.itb.inst_hits 0 # ITB inst hits 120system.cpu.itb.inst_misses 0 # ITB inst misses 121system.cpu.itb.read_hits 0 # DTB read hits 122system.cpu.itb.read_misses 0 # DTB read misses 123system.cpu.itb.write_hits 0 # DTB write hits 124system.cpu.itb.write_misses 0 # DTB write misses 125system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed 126system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 127system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 128system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 129system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB 130system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 131system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 132system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 133system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 134system.cpu.itb.read_accesses 0 # DTB read accesses 135system.cpu.itb.write_accesses 0 # DTB write accesses 136system.cpu.itb.inst_accesses 0 # ITB inst accesses 137system.cpu.itb.hits 0 # DTB hits 138system.cpu.itb.misses 0 # DTB misses 139system.cpu.itb.accesses 0 # DTB accesses 140system.cpu.workload.num_syscalls 1411 # Number of system calls 141system.cpu.numCycles 4652237184 # number of cpu cycles simulated 142system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 143system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 144system.cpu.committedInsts 1381604339 # Number of instructions committed 145system.cpu.committedOps 1874244941 # Number of ops (including micro ops) committed 146system.cpu.num_int_alu_accesses 1653698868 # Number of integer alu accesses 147system.cpu.num_fp_alu_accesses 52289415 # Number of float alu accesses 148system.cpu.num_func_calls 80372855 # number of times a function call or return occured 149system.cpu.num_conditional_control_insts 230619738 # number of instructions that are conditional controls 150system.cpu.num_int_insts 1653698868 # number of integer instructions 151system.cpu.num_fp_insts 52289415 # number of float instructions 152system.cpu.num_int_register_reads 10644316447 # number of times the integer registers were read 153system.cpu.num_int_register_writes 1874331393 # number of times the integer registers were written 154system.cpu.num_fp_register_reads 60540850 # number of times the floating registers were read 155system.cpu.num_fp_register_writes 46777010 # number of times the floating registers were written 156system.cpu.num_mem_refs 908382479 # number of memory refs 157system.cpu.num_load_insts 631387181 # Number of load instructions 158system.cpu.num_store_insts 276995298 # Number of store instructions 159system.cpu.num_idle_cycles 0 # Number of idle cycles 160system.cpu.num_busy_cycles 4652237184 # Number of busy cycles 161system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles 162system.cpu.idle_fraction 0 # Percentage of idle cycles 163system.cpu.icache.tags.replacements 18364 # number of replacements 164system.cpu.icache.tags.tagsinuse 1392.317060 # Cycle average of tags in use 165system.cpu.icache.tags.total_refs 1390251699 # Total number of references to valid blocks. 166system.cpu.icache.tags.sampled_refs 19803 # Sample count of references to valid blocks. 167system.cpu.icache.tags.avg_refs 70204.095289 # Average number of references to valid blocks. 168system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 169system.cpu.icache.tags.occ_blocks::cpu.inst 1392.317060 # Average occupied blocks per requestor 170system.cpu.icache.tags.occ_percent::cpu.inst 0.679842 # Average percentage of cache occupancy 171system.cpu.icache.tags.occ_percent::total 0.679842 # Average percentage of cache occupancy 172system.cpu.icache.tags.occ_task_id_blocks::1024 1439 # Occupied blocks per task id 173system.cpu.icache.tags.age_task_id_blocks_1024::0 43 # Occupied blocks per task id 174system.cpu.icache.tags.age_task_id_blocks_1024::1 57 # Occupied blocks per task id 175system.cpu.icache.tags.age_task_id_blocks_1024::4 1339 # Occupied blocks per task id 176system.cpu.icache.tags.occ_task_id_percent::1024 0.702637 # Percentage of cache occupancy per task id 177system.cpu.icache.tags.tag_accesses 2780562807 # Number of tag accesses 178system.cpu.icache.tags.data_accesses 2780562807 # Number of data accesses 179system.cpu.icache.ReadReq_hits::cpu.inst 1390251699 # number of ReadReq hits 180system.cpu.icache.ReadReq_hits::total 1390251699 # number of ReadReq hits 181system.cpu.icache.demand_hits::cpu.inst 1390251699 # number of demand (read+write) hits 182system.cpu.icache.demand_hits::total 1390251699 # number of demand (read+write) hits 183system.cpu.icache.overall_hits::cpu.inst 1390251699 # number of overall hits 184system.cpu.icache.overall_hits::total 1390251699 # number of overall hits 185system.cpu.icache.ReadReq_misses::cpu.inst 19803 # number of ReadReq misses 186system.cpu.icache.ReadReq_misses::total 19803 # number of ReadReq misses 187system.cpu.icache.demand_misses::cpu.inst 19803 # number of demand (read+write) misses 188system.cpu.icache.demand_misses::total 19803 # number of demand (read+write) misses 189system.cpu.icache.overall_misses::cpu.inst 19803 # number of overall misses 190system.cpu.icache.overall_misses::total 19803 # number of overall misses 191system.cpu.icache.ReadReq_miss_latency::cpu.inst 331911000 # number of ReadReq miss cycles 192system.cpu.icache.ReadReq_miss_latency::total 331911000 # number of ReadReq miss cycles 193system.cpu.icache.demand_miss_latency::cpu.inst 331911000 # number of demand (read+write) miss cycles 194system.cpu.icache.demand_miss_latency::total 331911000 # number of demand (read+write) miss cycles 195system.cpu.icache.overall_miss_latency::cpu.inst 331911000 # number of overall miss cycles 196system.cpu.icache.overall_miss_latency::total 331911000 # number of overall miss cycles 197system.cpu.icache.ReadReq_accesses::cpu.inst 1390271502 # number of ReadReq accesses(hits+misses) 198system.cpu.icache.ReadReq_accesses::total 1390271502 # number of ReadReq accesses(hits+misses) 199system.cpu.icache.demand_accesses::cpu.inst 1390271502 # number of demand (read+write) accesses 200system.cpu.icache.demand_accesses::total 1390271502 # number of demand (read+write) accesses 201system.cpu.icache.overall_accesses::cpu.inst 1390271502 # number of overall (read+write) accesses 202system.cpu.icache.overall_accesses::total 1390271502 # number of overall (read+write) accesses 203system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000014 # miss rate for ReadReq accesses 204system.cpu.icache.ReadReq_miss_rate::total 0.000014 # miss rate for ReadReq accesses 205system.cpu.icache.demand_miss_rate::cpu.inst 0.000014 # miss rate for demand accesses 206system.cpu.icache.demand_miss_rate::total 0.000014 # miss rate for demand accesses 207system.cpu.icache.overall_miss_rate::cpu.inst 0.000014 # miss rate for overall accesses 208system.cpu.icache.overall_miss_rate::total 0.000014 # miss rate for overall accesses 209system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 16760.642327 # average ReadReq miss latency 210system.cpu.icache.ReadReq_avg_miss_latency::total 16760.642327 # average ReadReq miss latency 211system.cpu.icache.demand_avg_miss_latency::cpu.inst 16760.642327 # average overall miss latency 212system.cpu.icache.demand_avg_miss_latency::total 16760.642327 # average overall miss latency 213system.cpu.icache.overall_avg_miss_latency::cpu.inst 16760.642327 # average overall miss latency 214system.cpu.icache.overall_avg_miss_latency::total 16760.642327 # average overall miss latency 215system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 216system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 217system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 218system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 219system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 220system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 221system.cpu.icache.fast_writes 0 # number of fast writes performed 222system.cpu.icache.cache_copies 0 # number of cache copies performed 223system.cpu.icache.ReadReq_mshr_misses::cpu.inst 19803 # number of ReadReq MSHR misses 224system.cpu.icache.ReadReq_mshr_misses::total 19803 # number of ReadReq MSHR misses 225system.cpu.icache.demand_mshr_misses::cpu.inst 19803 # number of demand (read+write) MSHR misses 226system.cpu.icache.demand_mshr_misses::total 19803 # number of demand (read+write) MSHR misses 227system.cpu.icache.overall_mshr_misses::cpu.inst 19803 # number of overall MSHR misses 228system.cpu.icache.overall_mshr_misses::total 19803 # number of overall MSHR misses 229system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 292305000 # number of ReadReq MSHR miss cycles 230system.cpu.icache.ReadReq_mshr_miss_latency::total 292305000 # number of ReadReq MSHR miss cycles 231system.cpu.icache.demand_mshr_miss_latency::cpu.inst 292305000 # number of demand (read+write) MSHR miss cycles 232system.cpu.icache.demand_mshr_miss_latency::total 292305000 # number of demand (read+write) MSHR miss cycles 233system.cpu.icache.overall_mshr_miss_latency::cpu.inst 292305000 # number of overall MSHR miss cycles 234system.cpu.icache.overall_mshr_miss_latency::total 292305000 # number of overall MSHR miss cycles 235system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000014 # mshr miss rate for ReadReq accesses 236system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000014 # mshr miss rate for ReadReq accesses 237system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000014 # mshr miss rate for demand accesses 238system.cpu.icache.demand_mshr_miss_rate::total 0.000014 # mshr miss rate for demand accesses 239system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000014 # mshr miss rate for overall accesses 240system.cpu.icache.overall_mshr_miss_rate::total 0.000014 # mshr miss rate for overall accesses 241system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 14760.642327 # average ReadReq mshr miss latency 242system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14760.642327 # average ReadReq mshr miss latency 243system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 14760.642327 # average overall mshr miss latency 244system.cpu.icache.demand_avg_mshr_miss_latency::total 14760.642327 # average overall mshr miss latency 245system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 14760.642327 # average overall mshr miss latency 246system.cpu.icache.overall_avg_mshr_miss_latency::total 14760.642327 # average overall mshr miss latency 247system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 248system.cpu.l2cache.tags.replacements 441378 # number of replacements 249system.cpu.l2cache.tags.tagsinuse 32692.891822 # Cycle average of tags in use 250system.cpu.l2cache.tags.total_refs 1102614 # Total number of references to valid blocks. 251system.cpu.l2cache.tags.sampled_refs 474121 # Sample count of references to valid blocks. 252system.cpu.l2cache.tags.avg_refs 2.325596 # Average number of references to valid blocks. 253system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 254system.cpu.l2cache.tags.occ_blocks::writebacks 1298.141733 # Average occupied blocks per requestor 255system.cpu.l2cache.tags.occ_blocks::cpu.inst 30.233408 # Average occupied blocks per requestor 256system.cpu.l2cache.tags.occ_blocks::cpu.data 31364.516681 # Average occupied blocks per requestor 257system.cpu.l2cache.tags.occ_percent::writebacks 0.039616 # Average percentage of cache occupancy 258system.cpu.l2cache.tags.occ_percent::cpu.inst 0.000923 # Average percentage of cache occupancy 259system.cpu.l2cache.tags.occ_percent::cpu.data 0.957169 # Average percentage of cache occupancy 260system.cpu.l2cache.tags.occ_percent::total 0.997708 # Average percentage of cache occupancy 261system.cpu.l2cache.tags.occ_task_id_blocks::1024 32743 # Occupied blocks per task id 262system.cpu.l2cache.tags.age_task_id_blocks_1024::0 68 # Occupied blocks per task id 263system.cpu.l2cache.tags.age_task_id_blocks_1024::1 120 # Occupied blocks per task id 264system.cpu.l2cache.tags.age_task_id_blocks_1024::2 144 # Occupied blocks per task id 265system.cpu.l2cache.tags.age_task_id_blocks_1024::3 1387 # Occupied blocks per task id 266system.cpu.l2cache.tags.age_task_id_blocks_1024::4 31024 # Occupied blocks per task id 267system.cpu.l2cache.tags.occ_task_id_percent::1024 0.999237 # Percentage of cache occupancy per task id 268system.cpu.l2cache.tags.tag_accesses 13744605 # Number of tag accesses 269system.cpu.l2cache.tags.data_accesses 13744605 # Number of data accesses 270system.cpu.l2cache.ReadReq_hits::cpu.inst 18030 # number of ReadReq hits 271system.cpu.l2cache.ReadReq_hits::cpu.data 1054583 # number of ReadReq hits 272system.cpu.l2cache.ReadReq_hits::total 1072613 # number of ReadReq hits 273system.cpu.l2cache.Writeback_hits::writebacks 96257 # number of Writeback hits 274system.cpu.l2cache.Writeback_hits::total 96257 # number of Writeback hits 275system.cpu.l2cache.ReadExReq_hits::cpu.data 6687 # number of ReadExReq hits 276system.cpu.l2cache.ReadExReq_hits::total 6687 # number of ReadExReq hits 277system.cpu.l2cache.demand_hits::cpu.inst 18030 # number of demand (read+write) hits 278system.cpu.l2cache.demand_hits::cpu.data 1061270 # number of demand (read+write) hits 279system.cpu.l2cache.demand_hits::total 1079300 # number of demand (read+write) hits 280system.cpu.l2cache.overall_hits::cpu.inst 18030 # number of overall hits 281system.cpu.l2cache.overall_hits::cpu.data 1061270 # number of overall hits 282system.cpu.l2cache.overall_hits::total 1079300 # number of overall hits 283system.cpu.l2cache.ReadReq_misses::cpu.inst 1773 # number of ReadReq misses 284system.cpu.l2cache.ReadReq_misses::cpu.data 406290 # number of ReadReq misses 285system.cpu.l2cache.ReadReq_misses::total 408063 # number of ReadReq misses 286system.cpu.l2cache.ReadExReq_misses::cpu.data 66093 # number of ReadExReq misses 287system.cpu.l2cache.ReadExReq_misses::total 66093 # number of ReadExReq misses 288system.cpu.l2cache.demand_misses::cpu.inst 1773 # number of demand (read+write) misses 289system.cpu.l2cache.demand_misses::cpu.data 472383 # number of demand (read+write) misses 290system.cpu.l2cache.demand_misses::total 474156 # number of demand (read+write) misses 291system.cpu.l2cache.overall_misses::cpu.inst 1773 # number of overall misses 292system.cpu.l2cache.overall_misses::cpu.data 472383 # number of overall misses 293system.cpu.l2cache.overall_misses::total 474156 # number of overall misses 294system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 92202000 # number of ReadReq miss cycles 295system.cpu.l2cache.ReadReq_miss_latency::cpu.data 21127080000 # number of ReadReq miss cycles 296system.cpu.l2cache.ReadReq_miss_latency::total 21219282000 # number of ReadReq miss cycles 297system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3436836000 # number of ReadExReq miss cycles 298system.cpu.l2cache.ReadExReq_miss_latency::total 3436836000 # number of ReadExReq miss cycles 299system.cpu.l2cache.demand_miss_latency::cpu.inst 92202000 # number of demand (read+write) miss cycles 300system.cpu.l2cache.demand_miss_latency::cpu.data 24563916000 # number of demand (read+write) miss cycles 301system.cpu.l2cache.demand_miss_latency::total 24656118000 # number of demand (read+write) miss cycles 302system.cpu.l2cache.overall_miss_latency::cpu.inst 92202000 # number of overall miss cycles 303system.cpu.l2cache.overall_miss_latency::cpu.data 24563916000 # number of overall miss cycles 304system.cpu.l2cache.overall_miss_latency::total 24656118000 # number of overall miss cycles 305system.cpu.l2cache.ReadReq_accesses::cpu.inst 19803 # number of ReadReq accesses(hits+misses) 306system.cpu.l2cache.ReadReq_accesses::cpu.data 1460873 # number of ReadReq accesses(hits+misses) 307system.cpu.l2cache.ReadReq_accesses::total 1480676 # number of ReadReq accesses(hits+misses) 308system.cpu.l2cache.Writeback_accesses::writebacks 96257 # number of Writeback accesses(hits+misses) 309system.cpu.l2cache.Writeback_accesses::total 96257 # number of Writeback accesses(hits+misses) 310system.cpu.l2cache.ReadExReq_accesses::cpu.data 72780 # number of ReadExReq accesses(hits+misses) 311system.cpu.l2cache.ReadExReq_accesses::total 72780 # number of ReadExReq accesses(hits+misses) 312system.cpu.l2cache.demand_accesses::cpu.inst 19803 # number of demand (read+write) accesses 313system.cpu.l2cache.demand_accesses::cpu.data 1533653 # number of demand (read+write) accesses 314system.cpu.l2cache.demand_accesses::total 1553456 # number of demand (read+write) accesses 315system.cpu.l2cache.overall_accesses::cpu.inst 19803 # number of overall (read+write) accesses 316system.cpu.l2cache.overall_accesses::cpu.data 1533653 # number of overall (read+write) accesses 317system.cpu.l2cache.overall_accesses::total 1553456 # number of overall (read+write) accesses 318system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.089532 # miss rate for ReadReq accesses 319system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.278115 # miss rate for ReadReq accesses 320system.cpu.l2cache.ReadReq_miss_rate::total 0.275592 # miss rate for ReadReq accesses 321system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.908120 # miss rate for ReadExReq accesses 322system.cpu.l2cache.ReadExReq_miss_rate::total 0.908120 # miss rate for ReadExReq accesses 323system.cpu.l2cache.demand_miss_rate::cpu.inst 0.089532 # miss rate for demand accesses 324system.cpu.l2cache.demand_miss_rate::cpu.data 0.308012 # miss rate for demand accesses 325system.cpu.l2cache.demand_miss_rate::total 0.305227 # miss rate for demand accesses 326system.cpu.l2cache.overall_miss_rate::cpu.inst 0.089532 # miss rate for overall accesses 327system.cpu.l2cache.overall_miss_rate::cpu.data 0.308012 # miss rate for overall accesses 328system.cpu.l2cache.overall_miss_rate::total 0.305227 # miss rate for overall accesses 329system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52003.384095 # average ReadReq miss latency 330system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000 # average ReadReq miss latency 331system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000.014704 # average ReadReq miss latency 332system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000 # average ReadExReq miss latency 333system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000 # average ReadExReq miss latency 334system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52003.384095 # average overall miss latency 335system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000 # average overall miss latency 336system.cpu.l2cache.demand_avg_miss_latency::total 52000.012654 # average overall miss latency 337system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52003.384095 # average overall miss latency 338system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000 # average overall miss latency 339system.cpu.l2cache.overall_avg_miss_latency::total 52000.012654 # average overall miss latency 340system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 341system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 342system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 343system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 344system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 345system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 346system.cpu.l2cache.fast_writes 0 # number of fast writes performed 347system.cpu.l2cache.cache_copies 0 # number of cache copies performed 348system.cpu.l2cache.writebacks::writebacks 66099 # number of writebacks 349system.cpu.l2cache.writebacks::total 66099 # number of writebacks 350system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 1773 # number of ReadReq MSHR misses 351system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 406290 # number of ReadReq MSHR misses 352system.cpu.l2cache.ReadReq_mshr_misses::total 408063 # number of ReadReq MSHR misses 353system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 66093 # number of ReadExReq MSHR misses 354system.cpu.l2cache.ReadExReq_mshr_misses::total 66093 # number of ReadExReq MSHR misses 355system.cpu.l2cache.demand_mshr_misses::cpu.inst 1773 # number of demand (read+write) MSHR misses 356system.cpu.l2cache.demand_mshr_misses::cpu.data 472383 # number of demand (read+write) MSHR misses 357system.cpu.l2cache.demand_mshr_misses::total 474156 # number of demand (read+write) MSHR misses 358system.cpu.l2cache.overall_mshr_misses::cpu.inst 1773 # number of overall MSHR misses 359system.cpu.l2cache.overall_mshr_misses::cpu.data 472383 # number of overall MSHR misses 360system.cpu.l2cache.overall_mshr_misses::total 474156 # number of overall MSHR misses 361system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 70926000 # number of ReadReq MSHR miss cycles 362system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 16251600000 # number of ReadReq MSHR miss cycles 363system.cpu.l2cache.ReadReq_mshr_miss_latency::total 16322526000 # number of ReadReq MSHR miss cycles 364system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2643720000 # number of ReadExReq MSHR miss cycles 365system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2643720000 # number of ReadExReq MSHR miss cycles 366system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 70926000 # number of demand (read+write) MSHR miss cycles 367system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 18895320000 # number of demand (read+write) MSHR miss cycles 368system.cpu.l2cache.demand_mshr_miss_latency::total 18966246000 # number of demand (read+write) MSHR miss cycles 369system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 70926000 # number of overall MSHR miss cycles 370system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 18895320000 # number of overall MSHR miss cycles 371system.cpu.l2cache.overall_mshr_miss_latency::total 18966246000 # number of overall MSHR miss cycles 372system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.089532 # mshr miss rate for ReadReq accesses 373system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.278115 # mshr miss rate for ReadReq accesses 374system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.275592 # mshr miss rate for ReadReq accesses 375system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.908120 # mshr miss rate for ReadExReq accesses 376system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.908120 # mshr miss rate for ReadExReq accesses 377system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.089532 # mshr miss rate for demand accesses 378system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.308012 # mshr miss rate for demand accesses 379system.cpu.l2cache.demand_mshr_miss_rate::total 0.305227 # mshr miss rate for demand accesses 380system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.089532 # mshr miss rate for overall accesses 381system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.308012 # mshr miss rate for overall accesses 382system.cpu.l2cache.overall_mshr_miss_rate::total 0.305227 # mshr miss rate for overall accesses 383system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40003.384095 # average ReadReq mshr miss latency 384system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency 385system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000.014704 # average ReadReq mshr miss latency 386system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency 387system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency 388system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40003.384095 # average overall mshr miss latency 389system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency 390system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000.012654 # average overall mshr miss latency 391system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40003.384095 # average overall mshr miss latency 392system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency 393system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000.012654 # average overall mshr miss latency 394system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 395system.cpu.dcache.tags.replacements 1529557 # number of replacements 396system.cpu.dcache.tags.tagsinuse 4094.947189 # Cycle average of tags in use 397system.cpu.dcache.tags.total_refs 895757408 # Total number of references to valid blocks. 398system.cpu.dcache.tags.sampled_refs 1533653 # Sample count of references to valid blocks. 399system.cpu.dcache.tags.avg_refs 584.067848 # Average number of references to valid blocks. 400system.cpu.dcache.tags.warmup_cycle 991199000 # Cycle when the warmup percentage was hit. 401system.cpu.dcache.tags.occ_blocks::cpu.data 4094.947189 # Average occupied blocks per requestor 402system.cpu.dcache.tags.occ_percent::cpu.data 0.999743 # Average percentage of cache occupancy 403system.cpu.dcache.tags.occ_percent::total 0.999743 # Average percentage of cache occupancy 404system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id 405system.cpu.dcache.tags.age_task_id_blocks_1024::0 29 # Occupied blocks per task id 406system.cpu.dcache.tags.age_task_id_blocks_1024::1 118 # Occupied blocks per task id 407system.cpu.dcache.tags.age_task_id_blocks_1024::2 568 # Occupied blocks per task id 408system.cpu.dcache.tags.age_task_id_blocks_1024::3 1040 # Occupied blocks per task id 409system.cpu.dcache.tags.age_task_id_blocks_1024::4 2341 # Occupied blocks per task id 410system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 411system.cpu.dcache.tags.tag_accesses 1796115775 # Number of tag accesses 412system.cpu.dcache.tags.data_accesses 1796115775 # Number of data accesses 413system.cpu.dcache.ReadReq_hits::cpu.data 618874540 # number of ReadReq hits 414system.cpu.dcache.ReadReq_hits::total 618874540 # number of ReadReq hits 415system.cpu.dcache.WriteReq_hits::cpu.data 276862898 # number of WriteReq hits 416system.cpu.dcache.WriteReq_hits::total 276862898 # number of WriteReq hits 417system.cpu.dcache.LoadLockedReq_hits::cpu.data 9985 # number of LoadLockedReq hits 418system.cpu.dcache.LoadLockedReq_hits::total 9985 # number of LoadLockedReq hits 419system.cpu.dcache.StoreCondReq_hits::cpu.data 9985 # number of StoreCondReq hits 420system.cpu.dcache.StoreCondReq_hits::total 9985 # number of StoreCondReq hits 421system.cpu.dcache.demand_hits::cpu.data 895737438 # number of demand (read+write) hits 422system.cpu.dcache.demand_hits::total 895737438 # number of demand (read+write) hits 423system.cpu.dcache.overall_hits::cpu.data 895737438 # number of overall hits 424system.cpu.dcache.overall_hits::total 895737438 # number of overall hits 425system.cpu.dcache.ReadReq_misses::cpu.data 1460873 # number of ReadReq misses 426system.cpu.dcache.ReadReq_misses::total 1460873 # number of ReadReq misses 427system.cpu.dcache.WriteReq_misses::cpu.data 72780 # number of WriteReq misses 428system.cpu.dcache.WriteReq_misses::total 72780 # number of WriteReq misses 429system.cpu.dcache.demand_misses::cpu.data 1533653 # number of demand (read+write) misses 430system.cpu.dcache.demand_misses::total 1533653 # number of demand (read+write) misses 431system.cpu.dcache.overall_misses::cpu.data 1533653 # number of overall misses 432system.cpu.dcache.overall_misses::total 1533653 # number of overall misses 433system.cpu.dcache.ReadReq_miss_latency::cpu.data 36055529000 # number of ReadReq miss cycles 434system.cpu.dcache.ReadReq_miss_latency::total 36055529000 # number of ReadReq miss cycles 435system.cpu.dcache.WriteReq_miss_latency::cpu.data 3722046000 # number of WriteReq miss cycles 436system.cpu.dcache.WriteReq_miss_latency::total 3722046000 # number of WriteReq miss cycles 437system.cpu.dcache.demand_miss_latency::cpu.data 39777575000 # number of demand (read+write) miss cycles 438system.cpu.dcache.demand_miss_latency::total 39777575000 # number of demand (read+write) miss cycles 439system.cpu.dcache.overall_miss_latency::cpu.data 39777575000 # number of overall miss cycles 440system.cpu.dcache.overall_miss_latency::total 39777575000 # number of overall miss cycles 441system.cpu.dcache.ReadReq_accesses::cpu.data 620335413 # number of ReadReq accesses(hits+misses) 442system.cpu.dcache.ReadReq_accesses::total 620335413 # number of ReadReq accesses(hits+misses) 443system.cpu.dcache.WriteReq_accesses::cpu.data 276935678 # number of WriteReq accesses(hits+misses) 444system.cpu.dcache.WriteReq_accesses::total 276935678 # number of WriteReq accesses(hits+misses) 445system.cpu.dcache.LoadLockedReq_accesses::cpu.data 9985 # number of LoadLockedReq accesses(hits+misses) 446system.cpu.dcache.LoadLockedReq_accesses::total 9985 # number of LoadLockedReq accesses(hits+misses) 447system.cpu.dcache.StoreCondReq_accesses::cpu.data 9985 # number of StoreCondReq accesses(hits+misses) 448system.cpu.dcache.StoreCondReq_accesses::total 9985 # number of StoreCondReq accesses(hits+misses) 449system.cpu.dcache.demand_accesses::cpu.data 897271091 # number of demand (read+write) accesses 450system.cpu.dcache.demand_accesses::total 897271091 # number of demand (read+write) accesses 451system.cpu.dcache.overall_accesses::cpu.data 897271091 # number of overall (read+write) accesses 452system.cpu.dcache.overall_accesses::total 897271091 # number of overall (read+write) accesses 453system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.002355 # miss rate for ReadReq accesses 454system.cpu.dcache.ReadReq_miss_rate::total 0.002355 # miss rate for ReadReq accesses 455system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000263 # miss rate for WriteReq accesses 456system.cpu.dcache.WriteReq_miss_rate::total 0.000263 # miss rate for WriteReq accesses 457system.cpu.dcache.demand_miss_rate::cpu.data 0.001709 # miss rate for demand accesses 458system.cpu.dcache.demand_miss_rate::total 0.001709 # miss rate for demand accesses 459system.cpu.dcache.overall_miss_rate::cpu.data 0.001709 # miss rate for overall accesses 460system.cpu.dcache.overall_miss_rate::total 0.001709 # miss rate for overall accesses 461system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24680.810036 # average ReadReq miss latency 462system.cpu.dcache.ReadReq_avg_miss_latency::total 24680.810036 # average ReadReq miss latency 463system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 51141.055235 # average WriteReq miss latency 464system.cpu.dcache.WriteReq_avg_miss_latency::total 51141.055235 # average WriteReq miss latency 465system.cpu.dcache.demand_avg_miss_latency::cpu.data 25936.489545 # average overall miss latency 466system.cpu.dcache.demand_avg_miss_latency::total 25936.489545 # average overall miss latency 467system.cpu.dcache.overall_avg_miss_latency::cpu.data 25936.489545 # average overall miss latency 468system.cpu.dcache.overall_avg_miss_latency::total 25936.489545 # average overall miss latency 469system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 470system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 471system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 472system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 473system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 474system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 475system.cpu.dcache.fast_writes 0 # number of fast writes performed 476system.cpu.dcache.cache_copies 0 # number of cache copies performed 477system.cpu.dcache.writebacks::writebacks 96257 # number of writebacks 478system.cpu.dcache.writebacks::total 96257 # number of writebacks 479system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1460873 # number of ReadReq MSHR misses 480system.cpu.dcache.ReadReq_mshr_misses::total 1460873 # number of ReadReq MSHR misses 481system.cpu.dcache.WriteReq_mshr_misses::cpu.data 72780 # number of WriteReq MSHR misses 482system.cpu.dcache.WriteReq_mshr_misses::total 72780 # number of WriteReq MSHR misses 483system.cpu.dcache.demand_mshr_misses::cpu.data 1533653 # number of demand (read+write) MSHR misses 484system.cpu.dcache.demand_mshr_misses::total 1533653 # number of demand (read+write) MSHR misses 485system.cpu.dcache.overall_mshr_misses::cpu.data 1533653 # number of overall MSHR misses 486system.cpu.dcache.overall_mshr_misses::total 1533653 # number of overall MSHR misses 487system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 33133783000 # number of ReadReq MSHR miss cycles 488system.cpu.dcache.ReadReq_mshr_miss_latency::total 33133783000 # number of ReadReq MSHR miss cycles 489system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3576486000 # number of WriteReq MSHR miss cycles 490system.cpu.dcache.WriteReq_mshr_miss_latency::total 3576486000 # number of WriteReq MSHR miss cycles 491system.cpu.dcache.demand_mshr_miss_latency::cpu.data 36710269000 # number of demand (read+write) MSHR miss cycles 492system.cpu.dcache.demand_mshr_miss_latency::total 36710269000 # number of demand (read+write) MSHR miss cycles 493system.cpu.dcache.overall_mshr_miss_latency::cpu.data 36710269000 # number of overall MSHR miss cycles 494system.cpu.dcache.overall_mshr_miss_latency::total 36710269000 # number of overall MSHR miss cycles 495system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002355 # mshr miss rate for ReadReq accesses 496system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002355 # mshr miss rate for ReadReq accesses 497system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000263 # mshr miss rate for WriteReq accesses 498system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000263 # mshr miss rate for WriteReq accesses 499system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.001709 # mshr miss rate for demand accesses 500system.cpu.dcache.demand_mshr_miss_rate::total 0.001709 # mshr miss rate for demand accesses 501system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.001709 # mshr miss rate for overall accesses 502system.cpu.dcache.overall_mshr_miss_rate::total 0.001709 # mshr miss rate for overall accesses 503system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 22680.810036 # average ReadReq mshr miss latency 504system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22680.810036 # average ReadReq mshr miss latency 505system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 49141.055235 # average WriteReq mshr miss latency 506system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49141.055235 # average WriteReq mshr miss latency 507system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23936.489545 # average overall mshr miss latency 508system.cpu.dcache.demand_avg_mshr_miss_latency::total 23936.489545 # average overall mshr miss latency 509system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23936.489545 # average overall mshr miss latency 510system.cpu.dcache.overall_avg_mshr_miss_latency::total 23936.489545 # average overall mshr miss latency 511system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 512system.cpu.toL2Bus.throughput 45389617 # Throughput (bytes/s) 513system.cpu.toL2Bus.trans_dist::ReadReq 1480676 # Transaction distribution 514system.cpu.toL2Bus.trans_dist::ReadResp 1480676 # Transaction distribution 515system.cpu.toL2Bus.trans_dist::Writeback 96257 # Transaction distribution 516system.cpu.toL2Bus.trans_dist::ReadExReq 72780 # Transaction distribution 517system.cpu.toL2Bus.trans_dist::ReadExResp 72780 # Transaction distribution 518system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 39606 # Packet count per connected master and slave (bytes) 519system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3163563 # Packet count per connected master and slave (bytes) 520system.cpu.toL2Bus.pkt_count::total 3203169 # Packet count per connected master and slave (bytes) 521system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1267392 # Cumulative packet size per connected master and slave (bytes) 522system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 104314240 # Cumulative packet size per connected master and slave (bytes) 523system.cpu.toL2Bus.tot_pkt_size::total 105581632 # Cumulative packet size per connected master and slave (bytes) 524system.cpu.toL2Bus.data_through_bus 105581632 # Total data (bytes) 525system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) 526system.cpu.toL2Bus.reqLayer0.occupancy 921113500 # Layer occupancy (ticks) 527system.cpu.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) 528system.cpu.toL2Bus.respLayer0.occupancy 29704500 # Layer occupancy (ticks) 529system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 530system.cpu.toL2Bus.respLayer1.occupancy 2300479500 # Layer occupancy (ticks) 531system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) 532 533---------- End Simulation Statistics ---------- 534