config.ini revision 10242:cb4e86c17767
1[root] 2type=Root 3children=system 4eventq_index=0 5full_system=false 6sim_quantum=0 7time_sync_enable=false 8time_sync_period=100000000000 9time_sync_spin_threshold=100000000 10 11[system] 12type=System 13children=clk_domain cpu cpu_clk_domain membus physmem voltage_domain 14boot_osflags=a 15cache_line_size=64 16clk_domain=system.clk_domain 17eventq_index=0 18init_param=0 19kernel= 20load_addr_mask=1099511627775 21load_offset=0 22mem_mode=timing 23mem_ranges= 24memories=system.physmem 25num_work_ids=16 26readfile= 27symbolfile= 28work_begin_ckpt_count=0 29work_begin_cpu_id_exit=-1 30work_begin_exit_count=0 31work_cpus_ckpt_count=0 32work_end_ckpt_count=0 33work_end_exit_count=0 34work_item_id=-1 35system_port=system.membus.slave[0] 36 37[system.clk_domain] 38type=SrcClockDomain 39clock=1000 40eventq_index=0 41voltage_domain=system.voltage_domain 42 43[system.cpu] 44type=DerivO3CPU 45children=branchPred dcache dstage2_mmu dtb fuPool icache interrupts isa istage2_mmu itb l2cache toL2Bus tracer workload 46LFSTSize=1024 47LQEntries=32 48LSQCheckLoads=true 49LSQDepCheckShift=4 50SQEntries=32 51SSITSize=1024 52activity=0 53backComSize=5 54branchPred=system.cpu.branchPred 55cachePorts=200 56checker=Null 57clk_domain=system.cpu_clk_domain 58commitToDecodeDelay=1 59commitToFetchDelay=1 60commitToIEWDelay=1 61commitToRenameDelay=1 62commitWidth=8 63cpu_id=0 64decodeToFetchDelay=1 65decodeToRenameDelay=1 66decodeWidth=8 67dispatchWidth=8 68do_checkpoint_insts=true 69do_quiesce=true 70do_statistics_insts=true 71dstage2_mmu=system.cpu.dstage2_mmu 72dtb=system.cpu.dtb 73eventq_index=0 74fetchBufferSize=64 75fetchToDecodeDelay=1 76fetchTrapLatency=1 77fetchWidth=8 78forwardComSize=5 79fuPool=system.cpu.fuPool 80function_trace=false 81function_trace_start=0 82iewToCommitDelay=1 83iewToDecodeDelay=1 84iewToFetchDelay=1 85iewToRenameDelay=1 86interrupts=system.cpu.interrupts 87isa=system.cpu.isa 88issueToExecuteDelay=1 89issueWidth=8 90istage2_mmu=system.cpu.istage2_mmu 91itb=system.cpu.itb 92max_insts_all_threads=0 93max_insts_any_thread=0 94max_loads_all_threads=0 95max_loads_any_thread=0 96needsTSO=false 97numIQEntries=64 98numPhysCCRegs=0 99numPhysFloatRegs=256 100numPhysIntRegs=256 101numROBEntries=192 102numRobs=1 103numThreads=1 104profile=0 105progress_interval=0 106renameToDecodeDelay=1 107renameToFetchDelay=1 108renameToIEWDelay=2 109renameToROBDelay=1 110renameWidth=8 111simpoint_start_insts= 112smtCommitPolicy=RoundRobin 113smtFetchPolicy=SingleThread 114smtIQPolicy=Partitioned 115smtIQThreshold=100 116smtLSQPolicy=Partitioned 117smtLSQThreshold=100 118smtNumFetchingThreads=1 119smtROBPolicy=Partitioned 120smtROBThreshold=100 121socket_id=0 122squashWidth=8 123store_set_clear_period=250000 124switched_out=false 125system=system 126tracer=system.cpu.tracer 127trapLatency=13 128wbDepth=1 129wbWidth=8 130workload=system.cpu.workload 131dcache_port=system.cpu.dcache.cpu_side 132icache_port=system.cpu.icache.cpu_side 133 134[system.cpu.branchPred] 135type=BranchPredictor 136BTBEntries=4096 137BTBTagSize=16 138RASSize=16 139choiceCtrBits=2 140choicePredictorSize=8192 141eventq_index=0 142globalCtrBits=2 143globalPredictorSize=8192 144instShiftAmt=2 145localCtrBits=2 146localHistoryTableSize=2048 147localPredictorSize=2048 148numThreads=1 149predType=tournament 150 151[system.cpu.dcache] 152type=BaseCache 153children=tags 154addr_ranges=0:18446744073709551615 155assoc=2 156clk_domain=system.cpu_clk_domain 157eventq_index=0 158forward_snoops=true 159hit_latency=2 160is_top_level=true 161max_miss_count=0 162mshrs=4 163prefetch_on_access=false 164prefetcher=Null 165response_latency=2 166sequential_access=false 167size=262144 168system=system 169tags=system.cpu.dcache.tags 170tgts_per_mshr=20 171two_queue=false 172write_buffers=8 173cpu_side=system.cpu.dcache_port 174mem_side=system.cpu.toL2Bus.slave[1] 175 176[system.cpu.dcache.tags] 177type=LRU 178assoc=2 179block_size=64 180clk_domain=system.cpu_clk_domain 181eventq_index=0 182hit_latency=2 183sequential_access=false 184size=262144 185 186[system.cpu.dstage2_mmu] 187type=ArmStage2MMU 188children=stage2_tlb 189eventq_index=0 190stage2_tlb=system.cpu.dstage2_mmu.stage2_tlb 191tlb=system.cpu.dtb 192 193[system.cpu.dstage2_mmu.stage2_tlb] 194type=ArmTLB 195children=walker 196eventq_index=0 197is_stage2=true 198size=32 199walker=system.cpu.dstage2_mmu.stage2_tlb.walker 200 201[system.cpu.dstage2_mmu.stage2_tlb.walker] 202type=ArmTableWalker 203clk_domain=system.cpu_clk_domain 204eventq_index=0 205is_stage2=true 206num_squash_per_cycle=2 207sys=system 208port=system.cpu.toL2Bus.slave[5] 209 210[system.cpu.dtb] 211type=ArmTLB 212children=walker 213eventq_index=0 214is_stage2=false 215size=64 216walker=system.cpu.dtb.walker 217 218[system.cpu.dtb.walker] 219type=ArmTableWalker 220clk_domain=system.cpu_clk_domain 221eventq_index=0 222is_stage2=false 223num_squash_per_cycle=2 224sys=system 225port=system.cpu.toL2Bus.slave[3] 226 227[system.cpu.fuPool] 228type=FUPool 229children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 230FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8 231eventq_index=0 232 233[system.cpu.fuPool.FUList0] 234type=FUDesc 235children=opList 236count=6 237eventq_index=0 238opList=system.cpu.fuPool.FUList0.opList 239 240[system.cpu.fuPool.FUList0.opList] 241type=OpDesc 242eventq_index=0 243issueLat=1 244opClass=IntAlu 245opLat=1 246 247[system.cpu.fuPool.FUList1] 248type=FUDesc 249children=opList0 opList1 250count=2 251eventq_index=0 252opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1 253 254[system.cpu.fuPool.FUList1.opList0] 255type=OpDesc 256eventq_index=0 257issueLat=1 258opClass=IntMult 259opLat=3 260 261[system.cpu.fuPool.FUList1.opList1] 262type=OpDesc 263eventq_index=0 264issueLat=19 265opClass=IntDiv 266opLat=20 267 268[system.cpu.fuPool.FUList2] 269type=FUDesc 270children=opList0 opList1 opList2 271count=4 272eventq_index=0 273opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2 274 275[system.cpu.fuPool.FUList2.opList0] 276type=OpDesc 277eventq_index=0 278issueLat=1 279opClass=FloatAdd 280opLat=2 281 282[system.cpu.fuPool.FUList2.opList1] 283type=OpDesc 284eventq_index=0 285issueLat=1 286opClass=FloatCmp 287opLat=2 288 289[system.cpu.fuPool.FUList2.opList2] 290type=OpDesc 291eventq_index=0 292issueLat=1 293opClass=FloatCvt 294opLat=2 295 296[system.cpu.fuPool.FUList3] 297type=FUDesc 298children=opList0 opList1 opList2 299count=2 300eventq_index=0 301opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2 302 303[system.cpu.fuPool.FUList3.opList0] 304type=OpDesc 305eventq_index=0 306issueLat=1 307opClass=FloatMult 308opLat=4 309 310[system.cpu.fuPool.FUList3.opList1] 311type=OpDesc 312eventq_index=0 313issueLat=12 314opClass=FloatDiv 315opLat=12 316 317[system.cpu.fuPool.FUList3.opList2] 318type=OpDesc 319eventq_index=0 320issueLat=24 321opClass=FloatSqrt 322opLat=24 323 324[system.cpu.fuPool.FUList4] 325type=FUDesc 326children=opList 327count=0 328eventq_index=0 329opList=system.cpu.fuPool.FUList4.opList 330 331[system.cpu.fuPool.FUList4.opList] 332type=OpDesc 333eventq_index=0 334issueLat=1 335opClass=MemRead 336opLat=1 337 338[system.cpu.fuPool.FUList5] 339type=FUDesc 340children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 341count=4 342eventq_index=0 343opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19 344 345[system.cpu.fuPool.FUList5.opList00] 346type=OpDesc 347eventq_index=0 348issueLat=1 349opClass=SimdAdd 350opLat=1 351 352[system.cpu.fuPool.FUList5.opList01] 353type=OpDesc 354eventq_index=0 355issueLat=1 356opClass=SimdAddAcc 357opLat=1 358 359[system.cpu.fuPool.FUList5.opList02] 360type=OpDesc 361eventq_index=0 362issueLat=1 363opClass=SimdAlu 364opLat=1 365 366[system.cpu.fuPool.FUList5.opList03] 367type=OpDesc 368eventq_index=0 369issueLat=1 370opClass=SimdCmp 371opLat=1 372 373[system.cpu.fuPool.FUList5.opList04] 374type=OpDesc 375eventq_index=0 376issueLat=1 377opClass=SimdCvt 378opLat=1 379 380[system.cpu.fuPool.FUList5.opList05] 381type=OpDesc 382eventq_index=0 383issueLat=1 384opClass=SimdMisc 385opLat=1 386 387[system.cpu.fuPool.FUList5.opList06] 388type=OpDesc 389eventq_index=0 390issueLat=1 391opClass=SimdMult 392opLat=1 393 394[system.cpu.fuPool.FUList5.opList07] 395type=OpDesc 396eventq_index=0 397issueLat=1 398opClass=SimdMultAcc 399opLat=1 400 401[system.cpu.fuPool.FUList5.opList08] 402type=OpDesc 403eventq_index=0 404issueLat=1 405opClass=SimdShift 406opLat=1 407 408[system.cpu.fuPool.FUList5.opList09] 409type=OpDesc 410eventq_index=0 411issueLat=1 412opClass=SimdShiftAcc 413opLat=1 414 415[system.cpu.fuPool.FUList5.opList10] 416type=OpDesc 417eventq_index=0 418issueLat=1 419opClass=SimdSqrt 420opLat=1 421 422[system.cpu.fuPool.FUList5.opList11] 423type=OpDesc 424eventq_index=0 425issueLat=1 426opClass=SimdFloatAdd 427opLat=1 428 429[system.cpu.fuPool.FUList5.opList12] 430type=OpDesc 431eventq_index=0 432issueLat=1 433opClass=SimdFloatAlu 434opLat=1 435 436[system.cpu.fuPool.FUList5.opList13] 437type=OpDesc 438eventq_index=0 439issueLat=1 440opClass=SimdFloatCmp 441opLat=1 442 443[system.cpu.fuPool.FUList5.opList14] 444type=OpDesc 445eventq_index=0 446issueLat=1 447opClass=SimdFloatCvt 448opLat=1 449 450[system.cpu.fuPool.FUList5.opList15] 451type=OpDesc 452eventq_index=0 453issueLat=1 454opClass=SimdFloatDiv 455opLat=1 456 457[system.cpu.fuPool.FUList5.opList16] 458type=OpDesc 459eventq_index=0 460issueLat=1 461opClass=SimdFloatMisc 462opLat=1 463 464[system.cpu.fuPool.FUList5.opList17] 465type=OpDesc 466eventq_index=0 467issueLat=1 468opClass=SimdFloatMult 469opLat=1 470 471[system.cpu.fuPool.FUList5.opList18] 472type=OpDesc 473eventq_index=0 474issueLat=1 475opClass=SimdFloatMultAcc 476opLat=1 477 478[system.cpu.fuPool.FUList5.opList19] 479type=OpDesc 480eventq_index=0 481issueLat=1 482opClass=SimdFloatSqrt 483opLat=1 484 485[system.cpu.fuPool.FUList6] 486type=FUDesc 487children=opList 488count=0 489eventq_index=0 490opList=system.cpu.fuPool.FUList6.opList 491 492[system.cpu.fuPool.FUList6.opList] 493type=OpDesc 494eventq_index=0 495issueLat=1 496opClass=MemWrite 497opLat=1 498 499[system.cpu.fuPool.FUList7] 500type=FUDesc 501children=opList0 opList1 502count=4 503eventq_index=0 504opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1 505 506[system.cpu.fuPool.FUList7.opList0] 507type=OpDesc 508eventq_index=0 509issueLat=1 510opClass=MemRead 511opLat=1 512 513[system.cpu.fuPool.FUList7.opList1] 514type=OpDesc 515eventq_index=0 516issueLat=1 517opClass=MemWrite 518opLat=1 519 520[system.cpu.fuPool.FUList8] 521type=FUDesc 522children=opList 523count=1 524eventq_index=0 525opList=system.cpu.fuPool.FUList8.opList 526 527[system.cpu.fuPool.FUList8.opList] 528type=OpDesc 529eventq_index=0 530issueLat=3 531opClass=IprAccess 532opLat=3 533 534[system.cpu.icache] 535type=BaseCache 536children=tags 537addr_ranges=0:18446744073709551615 538assoc=2 539clk_domain=system.cpu_clk_domain 540eventq_index=0 541forward_snoops=true 542hit_latency=2 543is_top_level=true 544max_miss_count=0 545mshrs=4 546prefetch_on_access=false 547prefetcher=Null 548response_latency=2 549sequential_access=false 550size=131072 551system=system 552tags=system.cpu.icache.tags 553tgts_per_mshr=20 554two_queue=false 555write_buffers=8 556cpu_side=system.cpu.icache_port 557mem_side=system.cpu.toL2Bus.slave[0] 558 559[system.cpu.icache.tags] 560type=LRU 561assoc=2 562block_size=64 563clk_domain=system.cpu_clk_domain 564eventq_index=0 565hit_latency=2 566sequential_access=false 567size=131072 568 569[system.cpu.interrupts] 570type=ArmInterrupts 571eventq_index=0 572 573[system.cpu.isa] 574type=ArmISA 575eventq_index=0 576fpsid=1090793632 577id_aa64afr0_el1=0 578id_aa64afr1_el1=0 579id_aa64dfr0_el1=1052678 580id_aa64dfr1_el1=0 581id_aa64isar0_el1=0 582id_aa64isar1_el1=0 583id_aa64mmfr0_el1=15728642 584id_aa64mmfr1_el1=0 585id_aa64pfr0_el1=17 586id_aa64pfr1_el1=0 587id_isar0=34607377 588id_isar1=34677009 589id_isar2=555950401 590id_isar3=17899825 591id_isar4=268501314 592id_isar5=0 593id_mmfr0=270536963 594id_mmfr1=0 595id_mmfr2=19070976 596id_mmfr3=34611729 597id_pfr0=49 598id_pfr1=4113 599midr=1091551472 600system=system 601 602[system.cpu.istage2_mmu] 603type=ArmStage2MMU 604children=stage2_tlb 605eventq_index=0 606stage2_tlb=system.cpu.istage2_mmu.stage2_tlb 607tlb=system.cpu.itb 608 609[system.cpu.istage2_mmu.stage2_tlb] 610type=ArmTLB 611children=walker 612eventq_index=0 613is_stage2=true 614size=32 615walker=system.cpu.istage2_mmu.stage2_tlb.walker 616 617[system.cpu.istage2_mmu.stage2_tlb.walker] 618type=ArmTableWalker 619clk_domain=system.cpu_clk_domain 620eventq_index=0 621is_stage2=true 622num_squash_per_cycle=2 623sys=system 624port=system.cpu.toL2Bus.slave[4] 625 626[system.cpu.itb] 627type=ArmTLB 628children=walker 629eventq_index=0 630is_stage2=false 631size=64 632walker=system.cpu.itb.walker 633 634[system.cpu.itb.walker] 635type=ArmTableWalker 636clk_domain=system.cpu_clk_domain 637eventq_index=0 638is_stage2=false 639num_squash_per_cycle=2 640sys=system 641port=system.cpu.toL2Bus.slave[2] 642 643[system.cpu.l2cache] 644type=BaseCache 645children=tags 646addr_ranges=0:18446744073709551615 647assoc=8 648clk_domain=system.cpu_clk_domain 649eventq_index=0 650forward_snoops=true 651hit_latency=20 652is_top_level=false 653max_miss_count=0 654mshrs=20 655prefetch_on_access=false 656prefetcher=Null 657response_latency=20 658sequential_access=false 659size=2097152 660system=system 661tags=system.cpu.l2cache.tags 662tgts_per_mshr=12 663two_queue=false 664write_buffers=8 665cpu_side=system.cpu.toL2Bus.master[0] 666mem_side=system.membus.slave[1] 667 668[system.cpu.l2cache.tags] 669type=LRU 670assoc=8 671block_size=64 672clk_domain=system.cpu_clk_domain 673eventq_index=0 674hit_latency=20 675sequential_access=false 676size=2097152 677 678[system.cpu.toL2Bus] 679type=CoherentBus 680clk_domain=system.cpu_clk_domain 681eventq_index=0 682header_cycles=1 683system=system 684use_default_range=false 685width=32 686master=system.cpu.l2cache.cpu_side 687slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port system.cpu.istage2_mmu.stage2_tlb.walker.port system.cpu.dstage2_mmu.stage2_tlb.walker.port 688 689[system.cpu.tracer] 690type=ExeTracer 691eventq_index=0 692 693[system.cpu.workload] 694type=LiveProcess 695cmd=perlbmk -I. -I lib lgred.makerand.pl 696cwd=build/ARM/tests/opt/long/se/40.perlbmk/arm/linux/o3-timing 697egid=100 698env= 699errout=cerr 700euid=100 701eventq_index=0 702executable=/home/stever/m5/dist/cpu2000/binaries/arm/linux/perlbmk 703gid=100 704input=cin 705max_stack_size=67108864 706output=cout 707pid=100 708ppid=99 709simpoint=0 710system=system 711uid=100 712 713[system.cpu_clk_domain] 714type=SrcClockDomain 715clock=500 716eventq_index=0 717voltage_domain=system.voltage_domain 718 719[system.membus] 720type=CoherentBus 721clk_domain=system.clk_domain 722eventq_index=0 723header_cycles=1 724system=system 725use_default_range=false 726width=8 727master=system.physmem.port 728slave=system.system_port system.cpu.l2cache.mem_side 729 730[system.physmem] 731type=DRAMCtrl 732activation_limit=4 733addr_mapping=RoRaBaChCo 734banks_per_rank=8 735burst_length=8 736channels=1 737clk_domain=system.clk_domain 738conf_table_reported=true 739device_bus_width=8 740device_rowbuffer_size=1024 741devices_per_rank=8 742eventq_index=0 743in_addr_map=true 744max_accesses_per_row=16 745mem_sched_policy=frfcfs 746min_writes_per_switch=16 747null=false 748page_policy=open_adaptive 749range=0:134217727 750ranks_per_channel=2 751read_buffer_size=32 752static_backend_latency=10000 753static_frontend_latency=10000 754tBURST=5000 755tCK=1250 756tCL=13750 757tRAS=35000 758tRCD=13750 759tREFI=7800000 760tRFC=260000 761tRP=13750 762tRRD=6000 763tRTP=7500 764tRTW=2500 765tWR=15000 766tWTR=7500 767tXAW=30000 768write_buffer_size=64 769write_high_thresh_perc=85 770write_low_thresh_perc=50 771port=system.membus.master[0] 772 773[system.voltage_domain] 774type=VoltageDomain 775eventq_index=0 776voltage=1.000000 777 778