stats.txt revision 9575:6c4d6fdf3644
1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 0.068244 # Number of seconds simulated 4sim_ticks 68244180000 # Number of ticks simulated 5final_tick 68244180000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks 7host_inst_rate 137663 # Simulator instruction rate (inst/s) 8host_op_rate 175996 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 34408261 # Simulator tick rate (ticks/s) 10host_mem_usage 247964 # Number of bytes of host memory used 11host_seconds 1983.37 # Real time elapsed on the host 12sim_insts 273036725 # Number of instructions simulated 13sim_ops 349064449 # Number of ops (including micro ops) simulated 14system.physmem.bytes_read::cpu.inst 194624 # Number of bytes read from this memory 15system.physmem.bytes_read::cpu.data 272640 # Number of bytes read from this memory 16system.physmem.bytes_read::total 467264 # Number of bytes read from this memory 17system.physmem.bytes_inst_read::cpu.inst 194624 # Number of instructions bytes read from this memory 18system.physmem.bytes_inst_read::total 194624 # Number of instructions bytes read from this memory 19system.physmem.num_reads::cpu.inst 3041 # Number of read requests responded to by this memory 20system.physmem.num_reads::cpu.data 4260 # Number of read requests responded to by this memory 21system.physmem.num_reads::total 7301 # Number of read requests responded to by this memory 22system.physmem.bw_read::cpu.inst 2851877 # Total read bandwidth from this memory (bytes/s) 23system.physmem.bw_read::cpu.data 3995066 # Total read bandwidth from this memory (bytes/s) 24system.physmem.bw_read::total 6846943 # Total read bandwidth from this memory (bytes/s) 25system.physmem.bw_inst_read::cpu.inst 2851877 # Instruction read bandwidth from this memory (bytes/s) 26system.physmem.bw_inst_read::total 2851877 # Instruction read bandwidth from this memory (bytes/s) 27system.physmem.bw_total::cpu.inst 2851877 # Total bandwidth to/from this memory (bytes/s) 28system.physmem.bw_total::cpu.data 3995066 # Total bandwidth to/from this memory (bytes/s) 29system.physmem.bw_total::total 6846943 # Total bandwidth to/from this memory (bytes/s) 30system.physmem.readReqs 7301 # Total number of read requests seen 31system.physmem.writeReqs 0 # Total number of write requests seen 32system.physmem.cpureqs 7303 # Reqs generatd by CPU via cache - shady 33system.physmem.bytesRead 467264 # Total number of bytes read from memory 34system.physmem.bytesWritten 0 # Total number of bytes written to memory 35system.physmem.bytesConsumedRd 467264 # bytesRead derated as per pkt->getSize() 36system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize() 37system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q 38system.physmem.neitherReadNorWrite 2 # Reqs where no action is needed 39system.physmem.perBankRdReqs::0 415 # Track reads on a per bank basis 40system.physmem.perBankRdReqs::1 411 # Track reads on a per bank basis 41system.physmem.perBankRdReqs::2 482 # Track reads on a per bank basis 42system.physmem.perBankRdReqs::3 480 # Track reads on a per bank basis 43system.physmem.perBankRdReqs::4 506 # Track reads on a per bank basis 44system.physmem.perBankRdReqs::5 490 # Track reads on a per bank basis 45system.physmem.perBankRdReqs::6 545 # Track reads on a per bank basis 46system.physmem.perBankRdReqs::7 589 # Track reads on a per bank basis 47system.physmem.perBankRdReqs::8 404 # Track reads on a per bank basis 48system.physmem.perBankRdReqs::9 433 # Track reads on a per bank basis 49system.physmem.perBankRdReqs::10 454 # Track reads on a per bank basis 50system.physmem.perBankRdReqs::11 422 # Track reads on a per bank basis 51system.physmem.perBankRdReqs::12 381 # Track reads on a per bank basis 52system.physmem.perBankRdReqs::13 421 # Track reads on a per bank basis 53system.physmem.perBankRdReqs::14 454 # Track reads on a per bank basis 54system.physmem.perBankRdReqs::15 414 # Track reads on a per bank basis 55system.physmem.perBankWrReqs::0 0 # Track writes on a per bank basis 56system.physmem.perBankWrReqs::1 0 # Track writes on a per bank basis 57system.physmem.perBankWrReqs::2 0 # Track writes on a per bank basis 58system.physmem.perBankWrReqs::3 0 # Track writes on a per bank basis 59system.physmem.perBankWrReqs::4 0 # Track writes on a per bank basis 60system.physmem.perBankWrReqs::5 0 # Track writes on a per bank basis 61system.physmem.perBankWrReqs::6 0 # Track writes on a per bank basis 62system.physmem.perBankWrReqs::7 0 # Track writes on a per bank basis 63system.physmem.perBankWrReqs::8 0 # Track writes on a per bank basis 64system.physmem.perBankWrReqs::9 0 # Track writes on a per bank basis 65system.physmem.perBankWrReqs::10 0 # Track writes on a per bank basis 66system.physmem.perBankWrReqs::11 0 # Track writes on a per bank basis 67system.physmem.perBankWrReqs::12 0 # Track writes on a per bank basis 68system.physmem.perBankWrReqs::13 0 # Track writes on a per bank basis 69system.physmem.perBankWrReqs::14 0 # Track writes on a per bank basis 70system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis 71system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry 72system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry 73system.physmem.totGap 68243977000 # Total gap between requests 74system.physmem.readPktSize::0 0 # Categorize read packet sizes 75system.physmem.readPktSize::1 0 # Categorize read packet sizes 76system.physmem.readPktSize::2 0 # Categorize read packet sizes 77system.physmem.readPktSize::3 0 # Categorize read packet sizes 78system.physmem.readPktSize::4 0 # Categorize read packet sizes 79system.physmem.readPktSize::5 0 # Categorize read packet sizes 80system.physmem.readPktSize::6 7301 # Categorize read packet sizes 81system.physmem.writePktSize::0 0 # Categorize write packet sizes 82system.physmem.writePktSize::1 0 # Categorize write packet sizes 83system.physmem.writePktSize::2 0 # Categorize write packet sizes 84system.physmem.writePktSize::3 0 # Categorize write packet sizes 85system.physmem.writePktSize::4 0 # Categorize write packet sizes 86system.physmem.writePktSize::5 0 # Categorize write packet sizes 87system.physmem.writePktSize::6 0 # Categorize write packet sizes 88system.physmem.rdQLenPdf::0 4270 # What read queue length does an incoming req see 89system.physmem.rdQLenPdf::1 2170 # What read queue length does an incoming req see 90system.physmem.rdQLenPdf::2 604 # What read queue length does an incoming req see 91system.physmem.rdQLenPdf::3 190 # What read queue length does an incoming req see 92system.physmem.rdQLenPdf::4 67 # What read queue length does an incoming req see 93system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see 94system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see 95system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 96system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 97system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 98system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 99system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see 100system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see 101system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see 102system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 103system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 104system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 105system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 106system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 107system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 108system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 109system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 110system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 111system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 112system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 113system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 114system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 115system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 116system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 117system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 118system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 119system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 120system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see 121system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see 122system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see 123system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see 124system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see 125system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see 126system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see 127system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see 128system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see 129system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see 130system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see 131system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see 132system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see 133system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see 134system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see 135system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see 136system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see 137system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see 138system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see 139system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see 140system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see 141system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see 142system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see 143system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see 144system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see 145system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see 146system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see 147system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see 148system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see 149system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see 150system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see 151system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see 152system.physmem.totQLat 46265250 # Total cycles spent in queuing delays 153system.physmem.totMemAccLat 192440250 # Sum of mem lat for all requests 154system.physmem.totBusLat 36505000 # Total cycles spent in databus access 155system.physmem.totBankLat 109670000 # Total cycles spent in bank access 156system.physmem.avgQLat 6336.84 # Average queueing delay per request 157system.physmem.avgBankLat 15021.23 # Average bank access latency per request 158system.physmem.avgBusLat 5000.00 # Average bus latency per request 159system.physmem.avgMemAccLat 26358.07 # Average memory access latency 160system.physmem.avgRdBW 6.85 # Average achieved read bandwidth in MB/s 161system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s 162system.physmem.avgConsumedRdBW 6.85 # Average consumed read bandwidth in MB/s 163system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s 164system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s 165system.physmem.busUtil 0.05 # Data bus utilization in percentage 166system.physmem.avgRdQLen 0.00 # Average read queue length over time 167system.physmem.avgWrQLen 0.00 # Average write queue length over time 168system.physmem.readRowHits 6086 # Number of row buffer hits during reads 169system.physmem.writeRowHits 0 # Number of row buffer hits during writes 170system.physmem.readRowHitRate 83.36 # Row buffer hit rate for reads 171system.physmem.writeRowHitRate nan # Row buffer hit rate for writes 172system.physmem.avgGap 9347209.56 # Average gap between requests 173system.cpu.branchPred.lookups 35347226 # Number of BP lookups 174system.cpu.branchPred.condPredicted 21179372 # Number of conditional branches predicted 175system.cpu.branchPred.condIncorrect 1632309 # Number of conditional branches incorrect 176system.cpu.branchPred.BTBLookups 18774732 # Number of BTB lookups 177system.cpu.branchPred.BTBHits 16740348 # Number of BTB hits 178system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 179system.cpu.branchPred.BTBHitPct 89.164245 # BTB Hit Percentage 180system.cpu.branchPred.usedRAS 6786825 # Number of times the RAS was used to get a target. 181system.cpu.branchPred.RASInCorrect 8584 # Number of incorrect RAS predictions. 182system.cpu.dtb.inst_hits 0 # ITB inst hits 183system.cpu.dtb.inst_misses 0 # ITB inst misses 184system.cpu.dtb.read_hits 0 # DTB read hits 185system.cpu.dtb.read_misses 0 # DTB read misses 186system.cpu.dtb.write_hits 0 # DTB write hits 187system.cpu.dtb.write_misses 0 # DTB write misses 188system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed 189system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 190system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 191system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 192system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB 193system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 194system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch 195system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 196system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions 197system.cpu.dtb.read_accesses 0 # DTB read accesses 198system.cpu.dtb.write_accesses 0 # DTB write accesses 199system.cpu.dtb.inst_accesses 0 # ITB inst accesses 200system.cpu.dtb.hits 0 # DTB hits 201system.cpu.dtb.misses 0 # DTB misses 202system.cpu.dtb.accesses 0 # DTB accesses 203system.cpu.itb.inst_hits 0 # ITB inst hits 204system.cpu.itb.inst_misses 0 # ITB inst misses 205system.cpu.itb.read_hits 0 # DTB read hits 206system.cpu.itb.read_misses 0 # DTB read misses 207system.cpu.itb.write_hits 0 # DTB write hits 208system.cpu.itb.write_misses 0 # DTB write misses 209system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed 210system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 211system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 212system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 213system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB 214system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 215system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 216system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 217system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 218system.cpu.itb.read_accesses 0 # DTB read accesses 219system.cpu.itb.write_accesses 0 # DTB write accesses 220system.cpu.itb.inst_accesses 0 # ITB inst accesses 221system.cpu.itb.hits 0 # DTB hits 222system.cpu.itb.misses 0 # DTB misses 223system.cpu.itb.accesses 0 # DTB accesses 224system.cpu.workload.num_syscalls 191 # Number of system calls 225system.cpu.numCycles 136488361 # number of cpu cycles simulated 226system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 227system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 228system.cpu.fetch.icacheStallCycles 38874281 # Number of cycles fetch is stalled on an Icache miss 229system.cpu.fetch.Insts 317253074 # Number of instructions fetch has processed 230system.cpu.fetch.Branches 35347226 # Number of branches that fetch encountered 231system.cpu.fetch.predictedBranches 23527173 # Number of branches that fetch has predicted taken 232system.cpu.fetch.Cycles 70748427 # Number of cycles fetch has run and was not squashing or blocked 233system.cpu.fetch.SquashCycles 6762105 # Number of cycles fetch has spent squashing 234system.cpu.fetch.BlockedCycles 21521098 # Number of cycles fetch has spent blocked 235system.cpu.fetch.MiscStallCycles 33 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 236system.cpu.fetch.PendingTrapStallCycles 1748 # Number of stall cycles due to pending traps 237system.cpu.fetch.IcacheWaitRetryStallCycles 38 # Number of stall cycles due to full MSHR 238system.cpu.fetch.CacheLines 37491442 # Number of cache lines fetched 239system.cpu.fetch.IcacheSquashes 499448 # Number of outstanding Icache misses that were squashed 240system.cpu.fetch.rateDist::samples 136264051 # Number of instructions fetched each cycle (Total) 241system.cpu.fetch.rateDist::mean 2.985356 # Number of instructions fetched each cycle (Total) 242system.cpu.fetch.rateDist::stdev 3.454882 # Number of instructions fetched each cycle (Total) 243system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 244system.cpu.fetch.rateDist::0 66141604 48.54% 48.54% # Number of instructions fetched each cycle (Total) 245system.cpu.fetch.rateDist::1 6763728 4.96% 53.50% # Number of instructions fetched each cycle (Total) 246system.cpu.fetch.rateDist::2 5687382 4.17% 57.68% # Number of instructions fetched each cycle (Total) 247system.cpu.fetch.rateDist::3 6073172 4.46% 62.13% # Number of instructions fetched each cycle (Total) 248system.cpu.fetch.rateDist::4 4900819 3.60% 65.73% # Number of instructions fetched each cycle (Total) 249system.cpu.fetch.rateDist::5 4081259 3.00% 68.73% # Number of instructions fetched each cycle (Total) 250system.cpu.fetch.rateDist::6 3178170 2.33% 71.06% # Number of instructions fetched each cycle (Total) 251system.cpu.fetch.rateDist::7 4143187 3.04% 74.10% # Number of instructions fetched each cycle (Total) 252system.cpu.fetch.rateDist::8 35294730 25.90% 100.00% # Number of instructions fetched each cycle (Total) 253system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 254system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 255system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 256system.cpu.fetch.rateDist::total 136264051 # Number of instructions fetched each cycle (Total) 257system.cpu.fetch.branchRate 0.258976 # Number of branch fetches per cycle 258system.cpu.fetch.rate 2.324397 # Number of inst fetches per cycle 259system.cpu.decode.IdleCycles 45367973 # Number of cycles decode is idle 260system.cpu.decode.BlockedCycles 16681900 # Number of cycles decode is blocked 261system.cpu.decode.RunCycles 66615179 # Number of cycles decode is running 262system.cpu.decode.UnblockCycles 2549386 # Number of cycles decode is unblocking 263system.cpu.decode.SquashCycles 5049613 # Number of cycles decode is squashing 264system.cpu.decode.BranchResolved 7322660 # Number of times decode resolved a branch 265system.cpu.decode.BranchMispred 69153 # Number of times decode detected a branch misprediction 266system.cpu.decode.DecodedInsts 400837616 # Number of instructions handled by decode 267system.cpu.decode.SquashedInsts 209818 # Number of squashed instructions handled by decode 268system.cpu.rename.SquashCycles 5049613 # Number of cycles rename is squashing 269system.cpu.rename.IdleCycles 50901379 # Number of cycles rename is idle 270system.cpu.rename.BlockCycles 1945385 # Number of cycles rename is blocking 271system.cpu.rename.serializeStallCycles 310174 # count of cycles rename stalled for serializing inst 272system.cpu.rename.RunCycles 63573069 # Number of cycles rename is running 273system.cpu.rename.UnblockCycles 14484431 # Number of cycles rename is unblocking 274system.cpu.rename.RenamedInsts 393292714 # Number of instructions processed by rename 275system.cpu.rename.ROBFullEvents 70 # Number of times rename has blocked due to ROB full 276system.cpu.rename.IQFullEvents 1657143 # Number of times rename has blocked due to IQ full 277system.cpu.rename.LSQFullEvents 10217675 # Number of times rename has blocked due to LSQ full 278system.cpu.rename.FullRegisterEvents 990 # Number of times there has been no free registers 279system.cpu.rename.RenamedOperands 431691317 # Number of destination operands rename has renamed 280system.cpu.rename.RenameLookups 2328660715 # Number of register rename lookups that rename has made 281system.cpu.rename.int_rename_lookups 1256261052 # Number of integer rename lookups 282system.cpu.rename.fp_rename_lookups 1072399663 # Number of floating rename lookups 283system.cpu.rename.CommittedMaps 384566193 # Number of HB maps that are committed 284system.cpu.rename.UndoneMaps 47125124 # Number of HB maps that are undone due to squashing 285system.cpu.rename.serializingInsts 11983 # count of serializing insts renamed 286system.cpu.rename.tempSerializingInsts 11982 # count of temporary serializing insts renamed 287system.cpu.rename.skidInsts 36474755 # count of insts added to the skid buffer 288system.cpu.memDep0.insertedLoads 103439968 # Number of loads inserted to the mem dependence unit. 289system.cpu.memDep0.insertedStores 91241620 # Number of stores inserted to the mem dependence unit. 290system.cpu.memDep0.conflictingLoads 4261673 # Number of conflicting loads. 291system.cpu.memDep0.conflictingStores 5285781 # Number of conflicting stores. 292system.cpu.iq.iqInstsAdded 383905556 # Number of instructions added to the IQ (excludes non-spec) 293system.cpu.iq.iqNonSpecInstsAdded 22939 # Number of non-speculative instructions added to the IQ 294system.cpu.iq.iqInstsIssued 373879260 # Number of instructions issued 295system.cpu.iq.iqSquashedInstsIssued 1212222 # Number of squashed instructions issued 296system.cpu.iq.iqSquashedInstsExamined 34116216 # Number of squashed instructions iterated over during squash; mainly for profiling 297system.cpu.iq.iqSquashedOperandsExamined 85509152 # Number of squashed operands that are examined and possibly removed from graph 298system.cpu.iq.iqSquashedNonSpecRemoved 819 # Number of squashed non-spec instructions that were removed 299system.cpu.iq.issued_per_cycle::samples 136264051 # Number of insts issued each cycle 300system.cpu.iq.issued_per_cycle::mean 2.743785 # Number of insts issued each cycle 301system.cpu.iq.issued_per_cycle::stdev 2.022773 # Number of insts issued each cycle 302system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 303system.cpu.iq.issued_per_cycle::0 24800729 18.20% 18.20% # Number of insts issued each cycle 304system.cpu.iq.issued_per_cycle::1 19931248 14.63% 32.83% # Number of insts issued each cycle 305system.cpu.iq.issued_per_cycle::2 20555324 15.08% 47.91% # Number of insts issued each cycle 306system.cpu.iq.issued_per_cycle::3 18170547 13.33% 61.25% # Number of insts issued each cycle 307system.cpu.iq.issued_per_cycle::4 24015276 17.62% 78.87% # Number of insts issued each cycle 308system.cpu.iq.issued_per_cycle::5 15694879 11.52% 90.39% # Number of insts issued each cycle 309system.cpu.iq.issued_per_cycle::6 8802527 6.46% 96.85% # Number of insts issued each cycle 310system.cpu.iq.issued_per_cycle::7 3373106 2.48% 99.32% # Number of insts issued each cycle 311system.cpu.iq.issued_per_cycle::8 920415 0.68% 100.00% # Number of insts issued each cycle 312system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 313system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 314system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 315system.cpu.iq.issued_per_cycle::total 136264051 # Number of insts issued each cycle 316system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 317system.cpu.iq.fu_full::IntAlu 8942 0.05% 0.05% # attempts to use FU when none available 318system.cpu.iq.fu_full::IntMult 4698 0.03% 0.08% # attempts to use FU when none available 319system.cpu.iq.fu_full::IntDiv 0 0.00% 0.08% # attempts to use FU when none available 320system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.08% # attempts to use FU when none available 321system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.08% # attempts to use FU when none available 322system.cpu.iq.fu_full::FloatCvt 0 0.00% 0.08% # attempts to use FU when none available 323system.cpu.iq.fu_full::FloatMult 0 0.00% 0.08% # attempts to use FU when none available 324system.cpu.iq.fu_full::FloatDiv 0 0.00% 0.08% # attempts to use FU when none available 325system.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.08% # attempts to use FU when none available 326system.cpu.iq.fu_full::SimdAdd 0 0.00% 0.08% # attempts to use FU when none available 327system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.08% # attempts to use FU when none available 328system.cpu.iq.fu_full::SimdAlu 0 0.00% 0.08% # attempts to use FU when none available 329system.cpu.iq.fu_full::SimdCmp 0 0.00% 0.08% # attempts to use FU when none available 330system.cpu.iq.fu_full::SimdCvt 0 0.00% 0.08% # attempts to use FU when none available 331system.cpu.iq.fu_full::SimdMisc 0 0.00% 0.08% # attempts to use FU when none available 332system.cpu.iq.fu_full::SimdMult 0 0.00% 0.08% # attempts to use FU when none available 333system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.08% # attempts to use FU when none available 334system.cpu.iq.fu_full::SimdShift 0 0.00% 0.08% # attempts to use FU when none available 335system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.08% # attempts to use FU when none available 336system.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.08% # attempts to use FU when none available 337system.cpu.iq.fu_full::SimdFloatAdd 45953 0.26% 0.34% # attempts to use FU when none available 338system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.34% # attempts to use FU when none available 339system.cpu.iq.fu_full::SimdFloatCmp 7540 0.04% 0.38% # attempts to use FU when none available 340system.cpu.iq.fu_full::SimdFloatCvt 377 0.00% 0.38% # attempts to use FU when none available 341system.cpu.iq.fu_full::SimdFloatDiv 3 0.00% 0.38% # attempts to use FU when none available 342system.cpu.iq.fu_full::SimdFloatMisc 190605 1.08% 1.46% # attempts to use FU when none available 343system.cpu.iq.fu_full::SimdFloatMult 3637 0.02% 1.48% # attempts to use FU when none available 344system.cpu.iq.fu_full::SimdFloatMultAcc 241259 1.36% 2.84% # attempts to use FU when none available 345system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 2.84% # attempts to use FU when none available 346system.cpu.iq.fu_full::MemRead 9279550 52.34% 55.18% # attempts to use FU when none available 347system.cpu.iq.fu_full::MemWrite 7945926 44.82% 100.00% # attempts to use FU when none available 348system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 349system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 350system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued 351system.cpu.iq.FU_type_0::IntAlu 126287490 33.78% 33.78% # Type of FU issued 352system.cpu.iq.FU_type_0::IntMult 2175875 0.58% 34.36% # Type of FU issued 353system.cpu.iq.FU_type_0::IntDiv 0 0.00% 34.36% # Type of FU issued 354system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 34.36% # Type of FU issued 355system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 34.36% # Type of FU issued 356system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 34.36% # Type of FU issued 357system.cpu.iq.FU_type_0::FloatMult 0 0.00% 34.36% # Type of FU issued 358system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 34.36% # Type of FU issued 359system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 34.36% # Type of FU issued 360system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 34.36% # Type of FU issued 361system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 34.36% # Type of FU issued 362system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 34.36% # Type of FU issued 363system.cpu.iq.FU_type_0::SimdCmp 2 0.00% 34.36% # Type of FU issued 364system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 34.36% # Type of FU issued 365system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 34.36% # Type of FU issued 366system.cpu.iq.FU_type_0::SimdMult 0 0.00% 34.36% # Type of FU issued 367system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 34.36% # Type of FU issued 368system.cpu.iq.FU_type_0::SimdShift 0 0.00% 34.36% # Type of FU issued 369system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 34.36% # Type of FU issued 370system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 34.36% # Type of FU issued 371system.cpu.iq.FU_type_0::SimdFloatAdd 6775486 1.81% 36.17% # Type of FU issued 372system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 36.17% # Type of FU issued 373system.cpu.iq.FU_type_0::SimdFloatCmp 8466993 2.26% 38.44% # Type of FU issued 374system.cpu.iq.FU_type_0::SimdFloatCvt 3427515 0.92% 39.35% # Type of FU issued 375system.cpu.iq.FU_type_0::SimdFloatDiv 1596271 0.43% 39.78% # Type of FU issued 376system.cpu.iq.FU_type_0::SimdFloatMisc 20850336 5.58% 45.36% # Type of FU issued 377system.cpu.iq.FU_type_0::SimdFloatMult 7171756 1.92% 47.28% # Type of FU issued 378system.cpu.iq.FU_type_0::SimdFloatMultAcc 7125550 1.91% 49.18% # Type of FU issued 379system.cpu.iq.FU_type_0::SimdFloatSqrt 175287 0.05% 49.23% # Type of FU issued 380system.cpu.iq.FU_type_0::MemRead 101538371 27.16% 76.39% # Type of FU issued 381system.cpu.iq.FU_type_0::MemWrite 88288328 23.61% 100.00% # Type of FU issued 382system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 383system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 384system.cpu.iq.FU_type_0::total 373879260 # Type of FU issued 385system.cpu.iq.rate 2.739276 # Inst issue rate 386system.cpu.iq.fu_busy_cnt 17728490 # FU busy when requested 387system.cpu.iq.fu_busy_rate 0.047418 # FU busy rate (busy events/executed inst) 388system.cpu.iq.int_inst_queue_reads 653579688 # Number of integer instruction queue reads 389system.cpu.iq.int_inst_queue_writes 287780184 # Number of integer instruction queue writes 390system.cpu.iq.int_inst_queue_wakeup_accesses 249896445 # Number of integer instruction queue wakeup accesses 391system.cpu.iq.fp_inst_queue_reads 249383595 # Number of floating instruction queue reads 392system.cpu.iq.fp_inst_queue_writes 130278814 # Number of floating instruction queue writes 393system.cpu.iq.fp_inst_queue_wakeup_accesses 118034540 # Number of floating instruction queue wakeup accesses 394system.cpu.iq.int_alu_accesses 263004554 # Number of integer alu accesses 395system.cpu.iq.fp_alu_accesses 128603196 # Number of floating point alu accesses 396system.cpu.iew.lsq.thread0.forwLoads 11120232 # Number of loads that had data forwarded from stores 397system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 398system.cpu.iew.lsq.thread0.squashedLoads 8791220 # Number of loads squashed 399system.cpu.iew.lsq.thread0.ignoredResponses 109151 # Number of memory responses ignored because the instruction is squashed 400system.cpu.iew.lsq.thread0.memOrderViolation 14386 # Number of memory ordering violations 401system.cpu.iew.lsq.thread0.squashedStores 8866037 # Number of stores squashed 402system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 403system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 404system.cpu.iew.lsq.thread0.rescheduledLoads 183726 # Number of loads that were rescheduled 405system.cpu.iew.lsq.thread0.cacheBlocked 1452 # Number of times an access to memory failed due to the cache being blocked 406system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 407system.cpu.iew.iewSquashCycles 5049613 # Number of cycles IEW is squashing 408system.cpu.iew.iewBlockCycles 296711 # Number of cycles IEW is blocking 409system.cpu.iew.iewUnblockCycles 36519 # Number of cycles IEW is unblocking 410system.cpu.iew.iewDispatchedInsts 383930075 # Number of instructions dispatched to IQ 411system.cpu.iew.iewDispSquashedInsts 867040 # Number of squashed instructions skipped by dispatch 412system.cpu.iew.iewDispLoadInsts 103439968 # Number of dispatched load instructions 413system.cpu.iew.iewDispStoreInsts 91241620 # Number of dispatched store instructions 414system.cpu.iew.iewDispNonSpecInsts 11905 # Number of dispatched non-speculative instructions 415system.cpu.iew.iewIQFullEvents 347 # Number of times the IQ has become full, causing a stall 416system.cpu.iew.iewLSQFullEvents 346 # Number of times the LSQ has become full, causing a stall 417system.cpu.iew.memOrderViolationEvents 14386 # Number of memory order violations 418system.cpu.iew.predictedTakenIncorrect 1268963 # Number of branches that were predicted taken incorrectly 419system.cpu.iew.predictedNotTakenIncorrect 369292 # Number of branches that were predicted not taken incorrectly 420system.cpu.iew.branchMispredicts 1638255 # Number of branch mispredicts detected at execute 421system.cpu.iew.iewExecutedInsts 369960329 # Number of executed instructions 422system.cpu.iew.iewExecLoadInsts 100240998 # Number of load instructions executed 423system.cpu.iew.iewExecSquashedInsts 3918931 # Number of squashed instructions skipped in execute 424system.cpu.iew.exec_swp 0 # number of swp insts executed 425system.cpu.iew.exec_nop 1580 # number of nop insts executed 426system.cpu.iew.exec_refs 187474433 # number of memory reference insts executed 427system.cpu.iew.exec_branches 31994663 # Number of branches executed 428system.cpu.iew.exec_stores 87233435 # Number of stores executed 429system.cpu.iew.exec_rate 2.710563 # Inst execution rate 430system.cpu.iew.wb_sent 368586369 # cumulative count of insts sent to commit 431system.cpu.iew.wb_count 367930985 # cumulative count of insts written-back 432system.cpu.iew.wb_producers 182884452 # num instructions producing a value 433system.cpu.iew.wb_consumers 363518435 # num instructions consuming a value 434system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 435system.cpu.iew.wb_rate 2.695695 # insts written-back per cycle 436system.cpu.iew.wb_fanout 0.503095 # average fanout of values written-back 437system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 438system.cpu.commit.commitSquashedInsts 34865105 # The number of squashed insts skipped by commit 439system.cpu.commit.commitNonSpecStalls 22120 # The number of times commit has been forced to stall to communicate backwards 440system.cpu.commit.branchMispredicts 1563496 # The number of times a branch was mispredicted 441system.cpu.commit.committed_per_cycle::samples 131214438 # Number of insts commited each cycle 442system.cpu.commit.committed_per_cycle::mean 2.660264 # Number of insts commited each cycle 443system.cpu.commit.committed_per_cycle::stdev 2.659830 # Number of insts commited each cycle 444system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 445system.cpu.commit.committed_per_cycle::0 34444562 26.25% 26.25% # Number of insts commited each cycle 446system.cpu.commit.committed_per_cycle::1 28434634 21.67% 47.92% # Number of insts commited each cycle 447system.cpu.commit.committed_per_cycle::2 13308561 10.14% 58.06% # Number of insts commited each cycle 448system.cpu.commit.committed_per_cycle::3 11464288 8.74% 66.80% # Number of insts commited each cycle 449system.cpu.commit.committed_per_cycle::4 13753280 10.48% 77.28% # Number of insts commited each cycle 450system.cpu.commit.committed_per_cycle::5 7411902 5.65% 82.93% # Number of insts commited each cycle 451system.cpu.commit.committed_per_cycle::6 3868194 2.95% 85.88% # Number of insts commited each cycle 452system.cpu.commit.committed_per_cycle::7 3893489 2.97% 88.85% # Number of insts commited each cycle 453system.cpu.commit.committed_per_cycle::8 14635528 11.15% 100.00% # Number of insts commited each cycle 454system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 455system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 456system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 457system.cpu.commit.committed_per_cycle::total 131214438 # Number of insts commited each cycle 458system.cpu.commit.committedInsts 273037337 # Number of instructions committed 459system.cpu.commit.committedOps 349065061 # Number of ops (including micro ops) committed 460system.cpu.commit.swp_count 0 # Number of s/w prefetches committed 461system.cpu.commit.refs 177024331 # Number of memory references committed 462system.cpu.commit.loads 94648748 # Number of loads committed 463system.cpu.commit.membars 11033 # Number of memory barriers committed 464system.cpu.commit.branches 30563497 # Number of branches committed 465system.cpu.commit.fp_insts 114216705 # Number of committed floating point instructions. 466system.cpu.commit.int_insts 279584611 # Number of committed integer instructions. 467system.cpu.commit.function_calls 6225112 # Number of function calls committed. 468system.cpu.commit.bw_lim_events 14635528 # number cycles where commit BW limit reached 469system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits 470system.cpu.rob.rob_reads 500506553 # The number of ROB reads 471system.cpu.rob.rob_writes 772913753 # The number of ROB writes 472system.cpu.timesIdled 6384 # Number of times that the entire CPU went into an idle state and unscheduled itself 473system.cpu.idleCycles 224310 # Total number of cycles that the CPU has spent unscheduled due to idling 474system.cpu.committedInsts 273036725 # Number of Instructions Simulated 475system.cpu.committedOps 349064449 # Number of Ops (including micro ops) Simulated 476system.cpu.committedInsts_total 273036725 # Number of Instructions Simulated 477system.cpu.cpi 0.499890 # CPI: Cycles Per Instruction 478system.cpu.cpi_total 0.499890 # CPI: Total CPI of All Threads 479system.cpu.ipc 2.000440 # IPC: Instructions Per Cycle 480system.cpu.ipc_total 2.000440 # IPC: Total IPC of All Threads 481system.cpu.int_regfile_reads 1768566472 # number of integer regfile reads 482system.cpu.int_regfile_writes 232719908 # number of integer regfile writes 483system.cpu.fp_regfile_reads 188077369 # number of floating regfile reads 484system.cpu.fp_regfile_writes 132460333 # number of floating regfile writes 485system.cpu.misc_regfile_reads 566743063 # number of misc regfile reads 486system.cpu.misc_regfile_writes 34421755 # number of misc regfile writes 487system.cpu.icache.replacements 13969 # number of replacements 488system.cpu.icache.tagsinuse 1853.582812 # Cycle average of tags in use 489system.cpu.icache.total_refs 37474292 # Total number of references to valid blocks. 490system.cpu.icache.sampled_refs 15862 # Sample count of references to valid blocks. 491system.cpu.icache.avg_refs 2362.519985 # Average number of references to valid blocks. 492system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 493system.cpu.icache.occ_blocks::cpu.inst 1853.582812 # Average occupied blocks per requestor 494system.cpu.icache.occ_percent::cpu.inst 0.905070 # Average percentage of cache occupancy 495system.cpu.icache.occ_percent::total 0.905070 # Average percentage of cache occupancy 496system.cpu.icache.ReadReq_hits::cpu.inst 37474292 # number of ReadReq hits 497system.cpu.icache.ReadReq_hits::total 37474292 # number of ReadReq hits 498system.cpu.icache.demand_hits::cpu.inst 37474292 # number of demand (read+write) hits 499system.cpu.icache.demand_hits::total 37474292 # number of demand (read+write) hits 500system.cpu.icache.overall_hits::cpu.inst 37474292 # number of overall hits 501system.cpu.icache.overall_hits::total 37474292 # number of overall hits 502system.cpu.icache.ReadReq_misses::cpu.inst 17149 # number of ReadReq misses 503system.cpu.icache.ReadReq_misses::total 17149 # number of ReadReq misses 504system.cpu.icache.demand_misses::cpu.inst 17149 # number of demand (read+write) misses 505system.cpu.icache.demand_misses::total 17149 # number of demand (read+write) misses 506system.cpu.icache.overall_misses::cpu.inst 17149 # number of overall misses 507system.cpu.icache.overall_misses::total 17149 # number of overall misses 508system.cpu.icache.ReadReq_miss_latency::cpu.inst 365626498 # number of ReadReq miss cycles 509system.cpu.icache.ReadReq_miss_latency::total 365626498 # number of ReadReq miss cycles 510system.cpu.icache.demand_miss_latency::cpu.inst 365626498 # number of demand (read+write) miss cycles 511system.cpu.icache.demand_miss_latency::total 365626498 # number of demand (read+write) miss cycles 512system.cpu.icache.overall_miss_latency::cpu.inst 365626498 # number of overall miss cycles 513system.cpu.icache.overall_miss_latency::total 365626498 # number of overall miss cycles 514system.cpu.icache.ReadReq_accesses::cpu.inst 37491441 # number of ReadReq accesses(hits+misses) 515system.cpu.icache.ReadReq_accesses::total 37491441 # number of ReadReq accesses(hits+misses) 516system.cpu.icache.demand_accesses::cpu.inst 37491441 # number of demand (read+write) accesses 517system.cpu.icache.demand_accesses::total 37491441 # number of demand (read+write) accesses 518system.cpu.icache.overall_accesses::cpu.inst 37491441 # number of overall (read+write) accesses 519system.cpu.icache.overall_accesses::total 37491441 # number of overall (read+write) accesses 520system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000457 # miss rate for ReadReq accesses 521system.cpu.icache.ReadReq_miss_rate::total 0.000457 # miss rate for ReadReq accesses 522system.cpu.icache.demand_miss_rate::cpu.inst 0.000457 # miss rate for demand accesses 523system.cpu.icache.demand_miss_rate::total 0.000457 # miss rate for demand accesses 524system.cpu.icache.overall_miss_rate::cpu.inst 0.000457 # miss rate for overall accesses 525system.cpu.icache.overall_miss_rate::total 0.000457 # miss rate for overall accesses 526system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 21320.572512 # average ReadReq miss latency 527system.cpu.icache.ReadReq_avg_miss_latency::total 21320.572512 # average ReadReq miss latency 528system.cpu.icache.demand_avg_miss_latency::cpu.inst 21320.572512 # average overall miss latency 529system.cpu.icache.demand_avg_miss_latency::total 21320.572512 # average overall miss latency 530system.cpu.icache.overall_avg_miss_latency::cpu.inst 21320.572512 # average overall miss latency 531system.cpu.icache.overall_avg_miss_latency::total 21320.572512 # average overall miss latency 532system.cpu.icache.blocked_cycles::no_mshrs 571 # number of cycles access was blocked 533system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 534system.cpu.icache.blocked::no_mshrs 23 # number of cycles access was blocked 535system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 536system.cpu.icache.avg_blocked_cycles::no_mshrs 24.826087 # average number of cycles each access was blocked 537system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 538system.cpu.icache.fast_writes 0 # number of fast writes performed 539system.cpu.icache.cache_copies 0 # number of cache copies performed 540system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1286 # number of ReadReq MSHR hits 541system.cpu.icache.ReadReq_mshr_hits::total 1286 # number of ReadReq MSHR hits 542system.cpu.icache.demand_mshr_hits::cpu.inst 1286 # number of demand (read+write) MSHR hits 543system.cpu.icache.demand_mshr_hits::total 1286 # number of demand (read+write) MSHR hits 544system.cpu.icache.overall_mshr_hits::cpu.inst 1286 # number of overall MSHR hits 545system.cpu.icache.overall_mshr_hits::total 1286 # number of overall MSHR hits 546system.cpu.icache.ReadReq_mshr_misses::cpu.inst 15863 # number of ReadReq MSHR misses 547system.cpu.icache.ReadReq_mshr_misses::total 15863 # number of ReadReq MSHR misses 548system.cpu.icache.demand_mshr_misses::cpu.inst 15863 # number of demand (read+write) MSHR misses 549system.cpu.icache.demand_mshr_misses::total 15863 # number of demand (read+write) MSHR misses 550system.cpu.icache.overall_mshr_misses::cpu.inst 15863 # number of overall MSHR misses 551system.cpu.icache.overall_mshr_misses::total 15863 # number of overall MSHR misses 552system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 298815998 # number of ReadReq MSHR miss cycles 553system.cpu.icache.ReadReq_mshr_miss_latency::total 298815998 # number of ReadReq MSHR miss cycles 554system.cpu.icache.demand_mshr_miss_latency::cpu.inst 298815998 # number of demand (read+write) MSHR miss cycles 555system.cpu.icache.demand_mshr_miss_latency::total 298815998 # number of demand (read+write) MSHR miss cycles 556system.cpu.icache.overall_mshr_miss_latency::cpu.inst 298815998 # number of overall MSHR miss cycles 557system.cpu.icache.overall_mshr_miss_latency::total 298815998 # number of overall MSHR miss cycles 558system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000423 # mshr miss rate for ReadReq accesses 559system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000423 # mshr miss rate for ReadReq accesses 560system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000423 # mshr miss rate for demand accesses 561system.cpu.icache.demand_mshr_miss_rate::total 0.000423 # mshr miss rate for demand accesses 562system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000423 # mshr miss rate for overall accesses 563system.cpu.icache.overall_mshr_miss_rate::total 0.000423 # mshr miss rate for overall accesses 564system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 18837.294207 # average ReadReq mshr miss latency 565system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18837.294207 # average ReadReq mshr miss latency 566system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 18837.294207 # average overall mshr miss latency 567system.cpu.icache.demand_avg_mshr_miss_latency::total 18837.294207 # average overall mshr miss latency 568system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 18837.294207 # average overall mshr miss latency 569system.cpu.icache.overall_avg_mshr_miss_latency::total 18837.294207 # average overall mshr miss latency 570system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 571system.cpu.l2cache.replacements 0 # number of replacements 572system.cpu.l2cache.tagsinuse 3972.424027 # Cycle average of tags in use 573system.cpu.l2cache.total_refs 13210 # Total number of references to valid blocks. 574system.cpu.l2cache.sampled_refs 5413 # Sample count of references to valid blocks. 575system.cpu.l2cache.avg_refs 2.440421 # Average number of references to valid blocks. 576system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 577system.cpu.l2cache.occ_blocks::writebacks 370.369860 # Average occupied blocks per requestor 578system.cpu.l2cache.occ_blocks::cpu.inst 2790.334230 # Average occupied blocks per requestor 579system.cpu.l2cache.occ_blocks::cpu.data 811.719937 # Average occupied blocks per requestor 580system.cpu.l2cache.occ_percent::writebacks 0.011303 # Average percentage of cache occupancy 581system.cpu.l2cache.occ_percent::cpu.inst 0.085154 # Average percentage of cache occupancy 582system.cpu.l2cache.occ_percent::cpu.data 0.024772 # Average percentage of cache occupancy 583system.cpu.l2cache.occ_percent::total 0.121229 # Average percentage of cache occupancy 584system.cpu.l2cache.ReadReq_hits::cpu.inst 12805 # number of ReadReq hits 585system.cpu.l2cache.ReadReq_hits::cpu.data 296 # number of ReadReq hits 586system.cpu.l2cache.ReadReq_hits::total 13101 # number of ReadReq hits 587system.cpu.l2cache.Writeback_hits::writebacks 1038 # number of Writeback hits 588system.cpu.l2cache.Writeback_hits::total 1038 # number of Writeback hits 589system.cpu.l2cache.ReadExReq_hits::cpu.data 17 # number of ReadExReq hits 590system.cpu.l2cache.ReadExReq_hits::total 17 # number of ReadExReq hits 591system.cpu.l2cache.demand_hits::cpu.inst 12805 # number of demand (read+write) hits 592system.cpu.l2cache.demand_hits::cpu.data 313 # number of demand (read+write) hits 593system.cpu.l2cache.demand_hits::total 13118 # number of demand (read+write) hits 594system.cpu.l2cache.overall_hits::cpu.inst 12805 # number of overall hits 595system.cpu.l2cache.overall_hits::cpu.data 313 # number of overall hits 596system.cpu.l2cache.overall_hits::total 13118 # number of overall hits 597system.cpu.l2cache.ReadReq_misses::cpu.inst 3054 # number of ReadReq misses 598system.cpu.l2cache.ReadReq_misses::cpu.data 1501 # number of ReadReq misses 599system.cpu.l2cache.ReadReq_misses::total 4555 # number of ReadReq misses 600system.cpu.l2cache.UpgradeReq_misses::cpu.data 2 # number of UpgradeReq misses 601system.cpu.l2cache.UpgradeReq_misses::total 2 # number of UpgradeReq misses 602system.cpu.l2cache.ReadExReq_misses::cpu.data 2798 # number of ReadExReq misses 603system.cpu.l2cache.ReadExReq_misses::total 2798 # number of ReadExReq misses 604system.cpu.l2cache.demand_misses::cpu.inst 3054 # number of demand (read+write) misses 605system.cpu.l2cache.demand_misses::cpu.data 4299 # number of demand (read+write) misses 606system.cpu.l2cache.demand_misses::total 7353 # number of demand (read+write) misses 607system.cpu.l2cache.overall_misses::cpu.inst 3054 # number of overall misses 608system.cpu.l2cache.overall_misses::cpu.data 4299 # number of overall misses 609system.cpu.l2cache.overall_misses::total 7353 # number of overall misses 610system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 154851500 # number of ReadReq miss cycles 611system.cpu.l2cache.ReadReq_miss_latency::cpu.data 81349000 # number of ReadReq miss cycles 612system.cpu.l2cache.ReadReq_miss_latency::total 236200500 # number of ReadReq miss cycles 613system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 135537500 # number of ReadExReq miss cycles 614system.cpu.l2cache.ReadExReq_miss_latency::total 135537500 # number of ReadExReq miss cycles 615system.cpu.l2cache.demand_miss_latency::cpu.inst 154851500 # number of demand (read+write) miss cycles 616system.cpu.l2cache.demand_miss_latency::cpu.data 216886500 # number of demand (read+write) miss cycles 617system.cpu.l2cache.demand_miss_latency::total 371738000 # number of demand (read+write) miss cycles 618system.cpu.l2cache.overall_miss_latency::cpu.inst 154851500 # number of overall miss cycles 619system.cpu.l2cache.overall_miss_latency::cpu.data 216886500 # number of overall miss cycles 620system.cpu.l2cache.overall_miss_latency::total 371738000 # number of overall miss cycles 621system.cpu.l2cache.ReadReq_accesses::cpu.inst 15859 # number of ReadReq accesses(hits+misses) 622system.cpu.l2cache.ReadReq_accesses::cpu.data 1797 # number of ReadReq accesses(hits+misses) 623system.cpu.l2cache.ReadReq_accesses::total 17656 # number of ReadReq accesses(hits+misses) 624system.cpu.l2cache.Writeback_accesses::writebacks 1038 # number of Writeback accesses(hits+misses) 625system.cpu.l2cache.Writeback_accesses::total 1038 # number of Writeback accesses(hits+misses) 626system.cpu.l2cache.UpgradeReq_accesses::cpu.data 2 # number of UpgradeReq accesses(hits+misses) 627system.cpu.l2cache.UpgradeReq_accesses::total 2 # number of UpgradeReq accesses(hits+misses) 628system.cpu.l2cache.ReadExReq_accesses::cpu.data 2815 # number of ReadExReq accesses(hits+misses) 629system.cpu.l2cache.ReadExReq_accesses::total 2815 # number of ReadExReq accesses(hits+misses) 630system.cpu.l2cache.demand_accesses::cpu.inst 15859 # number of demand (read+write) accesses 631system.cpu.l2cache.demand_accesses::cpu.data 4612 # number of demand (read+write) accesses 632system.cpu.l2cache.demand_accesses::total 20471 # number of demand (read+write) accesses 633system.cpu.l2cache.overall_accesses::cpu.inst 15859 # number of overall (read+write) accesses 634system.cpu.l2cache.overall_accesses::cpu.data 4612 # number of overall (read+write) accesses 635system.cpu.l2cache.overall_accesses::total 20471 # number of overall (read+write) accesses 636system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.192572 # miss rate for ReadReq accesses 637system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.835281 # miss rate for ReadReq accesses 638system.cpu.l2cache.ReadReq_miss_rate::total 0.257986 # miss rate for ReadReq accesses 639system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 1 # miss rate for UpgradeReq accesses 640system.cpu.l2cache.UpgradeReq_miss_rate::total 1 # miss rate for UpgradeReq accesses 641system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.993961 # miss rate for ReadExReq accesses 642system.cpu.l2cache.ReadExReq_miss_rate::total 0.993961 # miss rate for ReadExReq accesses 643system.cpu.l2cache.demand_miss_rate::cpu.inst 0.192572 # miss rate for demand accesses 644system.cpu.l2cache.demand_miss_rate::cpu.data 0.932134 # miss rate for demand accesses 645system.cpu.l2cache.demand_miss_rate::total 0.359191 # miss rate for demand accesses 646system.cpu.l2cache.overall_miss_rate::cpu.inst 0.192572 # miss rate for overall accesses 647system.cpu.l2cache.overall_miss_rate::cpu.data 0.932134 # miss rate for overall accesses 648system.cpu.l2cache.overall_miss_rate::total 0.359191 # miss rate for overall accesses 649system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 50704.485920 # average ReadReq miss latency 650system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 54196.535643 # average ReadReq miss latency 651system.cpu.l2cache.ReadReq_avg_miss_latency::total 51855.214050 # average ReadReq miss latency 652system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 48440.850608 # average ReadExReq miss latency 653system.cpu.l2cache.ReadExReq_avg_miss_latency::total 48440.850608 # average ReadExReq miss latency 654system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 50704.485920 # average overall miss latency 655system.cpu.l2cache.demand_avg_miss_latency::cpu.data 50450.453594 # average overall miss latency 656system.cpu.l2cache.demand_avg_miss_latency::total 50555.963552 # average overall miss latency 657system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 50704.485920 # average overall miss latency 658system.cpu.l2cache.overall_avg_miss_latency::cpu.data 50450.453594 # average overall miss latency 659system.cpu.l2cache.overall_avg_miss_latency::total 50555.963552 # average overall miss latency 660system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 661system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 662system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 663system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 664system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 665system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 666system.cpu.l2cache.fast_writes 0 # number of fast writes performed 667system.cpu.l2cache.cache_copies 0 # number of cache copies performed 668system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 13 # number of ReadReq MSHR hits 669system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 39 # number of ReadReq MSHR hits 670system.cpu.l2cache.ReadReq_mshr_hits::total 52 # number of ReadReq MSHR hits 671system.cpu.l2cache.demand_mshr_hits::cpu.inst 13 # number of demand (read+write) MSHR hits 672system.cpu.l2cache.demand_mshr_hits::cpu.data 39 # number of demand (read+write) MSHR hits 673system.cpu.l2cache.demand_mshr_hits::total 52 # number of demand (read+write) MSHR hits 674system.cpu.l2cache.overall_mshr_hits::cpu.inst 13 # number of overall MSHR hits 675system.cpu.l2cache.overall_mshr_hits::cpu.data 39 # number of overall MSHR hits 676system.cpu.l2cache.overall_mshr_hits::total 52 # number of overall MSHR hits 677system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3041 # number of ReadReq MSHR misses 678system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1462 # number of ReadReq MSHR misses 679system.cpu.l2cache.ReadReq_mshr_misses::total 4503 # number of ReadReq MSHR misses 680system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 2 # number of UpgradeReq MSHR misses 681system.cpu.l2cache.UpgradeReq_mshr_misses::total 2 # number of UpgradeReq MSHR misses 682system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 2798 # number of ReadExReq MSHR misses 683system.cpu.l2cache.ReadExReq_mshr_misses::total 2798 # number of ReadExReq MSHR misses 684system.cpu.l2cache.demand_mshr_misses::cpu.inst 3041 # number of demand (read+write) MSHR misses 685system.cpu.l2cache.demand_mshr_misses::cpu.data 4260 # number of demand (read+write) MSHR misses 686system.cpu.l2cache.demand_mshr_misses::total 7301 # number of demand (read+write) MSHR misses 687system.cpu.l2cache.overall_mshr_misses::cpu.inst 3041 # number of overall MSHR misses 688system.cpu.l2cache.overall_mshr_misses::cpu.data 4260 # number of overall MSHR misses 689system.cpu.l2cache.overall_mshr_misses::total 7301 # number of overall MSHR misses 690system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 116555085 # number of ReadReq MSHR miss cycles 691system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 61723123 # number of ReadReq MSHR miss cycles 692system.cpu.l2cache.ReadReq_mshr_miss_latency::total 178278208 # number of ReadReq MSHR miss cycles 693system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 20002 # number of UpgradeReq MSHR miss cycles 694system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 20002 # number of UpgradeReq MSHR miss cycles 695system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 101204481 # number of ReadExReq MSHR miss cycles 696system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 101204481 # number of ReadExReq MSHR miss cycles 697system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 116555085 # number of demand (read+write) MSHR miss cycles 698system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 162927604 # number of demand (read+write) MSHR miss cycles 699system.cpu.l2cache.demand_mshr_miss_latency::total 279482689 # number of demand (read+write) MSHR miss cycles 700system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 116555085 # number of overall MSHR miss cycles 701system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 162927604 # number of overall MSHR miss cycles 702system.cpu.l2cache.overall_mshr_miss_latency::total 279482689 # number of overall MSHR miss cycles 703system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.191752 # mshr miss rate for ReadReq accesses 704system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.813578 # mshr miss rate for ReadReq accesses 705system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.255041 # mshr miss rate for ReadReq accesses 706system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for UpgradeReq accesses 707system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for UpgradeReq accesses 708system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.993961 # mshr miss rate for ReadExReq accesses 709system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.993961 # mshr miss rate for ReadExReq accesses 710system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.191752 # mshr miss rate for demand accesses 711system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.923677 # mshr miss rate for demand accesses 712system.cpu.l2cache.demand_mshr_miss_rate::total 0.356651 # mshr miss rate for demand accesses 713system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.191752 # mshr miss rate for overall accesses 714system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.923677 # mshr miss rate for overall accesses 715system.cpu.l2cache.overall_mshr_miss_rate::total 0.356651 # mshr miss rate for overall accesses 716system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 38327.880631 # average ReadReq mshr miss latency 717system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 42218.278386 # average ReadReq mshr miss latency 718system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 39590.985565 # average ReadReq mshr miss latency 719system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average UpgradeReq mshr miss latency 720system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10001 # average UpgradeReq mshr miss latency 721system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 36170.293424 # average ReadExReq mshr miss latency 722system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 36170.293424 # average ReadExReq mshr miss latency 723system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 38327.880631 # average overall mshr miss latency 724system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 38245.916432 # average overall mshr miss latency 725system.cpu.l2cache.demand_avg_mshr_miss_latency::total 38280.056020 # average overall mshr miss latency 726system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 38327.880631 # average overall mshr miss latency 727system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 38245.916432 # average overall mshr miss latency 728system.cpu.l2cache.overall_avg_mshr_miss_latency::total 38280.056020 # average overall mshr miss latency 729system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 730system.cpu.dcache.replacements 1412 # number of replacements 731system.cpu.dcache.tagsinuse 3109.263410 # Cycle average of tags in use 732system.cpu.dcache.total_refs 170806114 # Total number of references to valid blocks. 733system.cpu.dcache.sampled_refs 4612 # Sample count of references to valid blocks. 734system.cpu.dcache.avg_refs 37035.150477 # Average number of references to valid blocks. 735system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 736system.cpu.dcache.occ_blocks::cpu.data 3109.263410 # Average occupied blocks per requestor 737system.cpu.dcache.occ_percent::cpu.data 0.759098 # Average percentage of cache occupancy 738system.cpu.dcache.occ_percent::total 0.759098 # Average percentage of cache occupancy 739system.cpu.dcache.ReadReq_hits::cpu.data 88752695 # number of ReadReq hits 740system.cpu.dcache.ReadReq_hits::total 88752695 # number of ReadReq hits 741system.cpu.dcache.WriteReq_hits::cpu.data 82031490 # number of WriteReq hits 742system.cpu.dcache.WriteReq_hits::total 82031490 # number of WriteReq hits 743system.cpu.dcache.LoadLockedReq_hits::cpu.data 11022 # number of LoadLockedReq hits 744system.cpu.dcache.LoadLockedReq_hits::total 11022 # number of LoadLockedReq hits 745system.cpu.dcache.StoreCondReq_hits::cpu.data 10895 # number of StoreCondReq hits 746system.cpu.dcache.StoreCondReq_hits::total 10895 # number of StoreCondReq hits 747system.cpu.dcache.demand_hits::cpu.data 170784185 # number of demand (read+write) hits 748system.cpu.dcache.demand_hits::total 170784185 # number of demand (read+write) hits 749system.cpu.dcache.overall_hits::cpu.data 170784185 # number of overall hits 750system.cpu.dcache.overall_hits::total 170784185 # number of overall hits 751system.cpu.dcache.ReadReq_misses::cpu.data 4014 # number of ReadReq misses 752system.cpu.dcache.ReadReq_misses::total 4014 # number of ReadReq misses 753system.cpu.dcache.WriteReq_misses::cpu.data 21175 # number of WriteReq misses 754system.cpu.dcache.WriteReq_misses::total 21175 # number of WriteReq misses 755system.cpu.dcache.LoadLockedReq_misses::cpu.data 2 # number of LoadLockedReq misses 756system.cpu.dcache.LoadLockedReq_misses::total 2 # number of LoadLockedReq misses 757system.cpu.dcache.demand_misses::cpu.data 25189 # number of demand (read+write) misses 758system.cpu.dcache.demand_misses::total 25189 # number of demand (read+write) misses 759system.cpu.dcache.overall_misses::cpu.data 25189 # number of overall misses 760system.cpu.dcache.overall_misses::total 25189 # number of overall misses 761system.cpu.dcache.ReadReq_miss_latency::cpu.data 176938000 # number of ReadReq miss cycles 762system.cpu.dcache.ReadReq_miss_latency::total 176938000 # number of ReadReq miss cycles 763system.cpu.dcache.WriteReq_miss_latency::cpu.data 876193651 # number of WriteReq miss cycles 764system.cpu.dcache.WriteReq_miss_latency::total 876193651 # number of WriteReq miss cycles 765system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 116000 # number of LoadLockedReq miss cycles 766system.cpu.dcache.LoadLockedReq_miss_latency::total 116000 # number of LoadLockedReq miss cycles 767system.cpu.dcache.demand_miss_latency::cpu.data 1053131651 # number of demand (read+write) miss cycles 768system.cpu.dcache.demand_miss_latency::total 1053131651 # number of demand (read+write) miss cycles 769system.cpu.dcache.overall_miss_latency::cpu.data 1053131651 # number of overall miss cycles 770system.cpu.dcache.overall_miss_latency::total 1053131651 # number of overall miss cycles 771system.cpu.dcache.ReadReq_accesses::cpu.data 88756709 # number of ReadReq accesses(hits+misses) 772system.cpu.dcache.ReadReq_accesses::total 88756709 # number of ReadReq accesses(hits+misses) 773system.cpu.dcache.WriteReq_accesses::cpu.data 82052665 # number of WriteReq accesses(hits+misses) 774system.cpu.dcache.WriteReq_accesses::total 82052665 # number of WriteReq accesses(hits+misses) 775system.cpu.dcache.LoadLockedReq_accesses::cpu.data 11024 # number of LoadLockedReq accesses(hits+misses) 776system.cpu.dcache.LoadLockedReq_accesses::total 11024 # number of LoadLockedReq accesses(hits+misses) 777system.cpu.dcache.StoreCondReq_accesses::cpu.data 10895 # number of StoreCondReq accesses(hits+misses) 778system.cpu.dcache.StoreCondReq_accesses::total 10895 # number of StoreCondReq accesses(hits+misses) 779system.cpu.dcache.demand_accesses::cpu.data 170809374 # number of demand (read+write) accesses 780system.cpu.dcache.demand_accesses::total 170809374 # number of demand (read+write) accesses 781system.cpu.dcache.overall_accesses::cpu.data 170809374 # number of overall (read+write) accesses 782system.cpu.dcache.overall_accesses::total 170809374 # number of overall (read+write) accesses 783system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000045 # miss rate for ReadReq accesses 784system.cpu.dcache.ReadReq_miss_rate::total 0.000045 # miss rate for ReadReq accesses 785system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000258 # miss rate for WriteReq accesses 786system.cpu.dcache.WriteReq_miss_rate::total 0.000258 # miss rate for WriteReq accesses 787system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000181 # miss rate for LoadLockedReq accesses 788system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000181 # miss rate for LoadLockedReq accesses 789system.cpu.dcache.demand_miss_rate::cpu.data 0.000147 # miss rate for demand accesses 790system.cpu.dcache.demand_miss_rate::total 0.000147 # miss rate for demand accesses 791system.cpu.dcache.overall_miss_rate::cpu.data 0.000147 # miss rate for overall accesses 792system.cpu.dcache.overall_miss_rate::total 0.000147 # miss rate for overall accesses 793system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 44080.219233 # average ReadReq miss latency 794system.cpu.dcache.ReadReq_avg_miss_latency::total 44080.219233 # average ReadReq miss latency 795system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 41378.684817 # average WriteReq miss latency 796system.cpu.dcache.WriteReq_avg_miss_latency::total 41378.684817 # average WriteReq miss latency 797system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 58000 # average LoadLockedReq miss latency 798system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 58000 # average LoadLockedReq miss latency 799system.cpu.dcache.demand_avg_miss_latency::cpu.data 41809.188574 # average overall miss latency 800system.cpu.dcache.demand_avg_miss_latency::total 41809.188574 # average overall miss latency 801system.cpu.dcache.overall_avg_miss_latency::cpu.data 41809.188574 # average overall miss latency 802system.cpu.dcache.overall_avg_miss_latency::total 41809.188574 # average overall miss latency 803system.cpu.dcache.blocked_cycles::no_mshrs 15380 # number of cycles access was blocked 804system.cpu.dcache.blocked_cycles::no_targets 834 # number of cycles access was blocked 805system.cpu.dcache.blocked::no_mshrs 443 # number of cycles access was blocked 806system.cpu.dcache.blocked::no_targets 13 # number of cycles access was blocked 807system.cpu.dcache.avg_blocked_cycles::no_mshrs 34.717833 # average number of cycles each access was blocked 808system.cpu.dcache.avg_blocked_cycles::no_targets 64.153846 # average number of cycles each access was blocked 809system.cpu.dcache.fast_writes 0 # number of fast writes performed 810system.cpu.dcache.cache_copies 0 # number of cache copies performed 811system.cpu.dcache.writebacks::writebacks 1038 # number of writebacks 812system.cpu.dcache.writebacks::total 1038 # number of writebacks 813system.cpu.dcache.ReadReq_mshr_hits::cpu.data 2216 # number of ReadReq MSHR hits 814system.cpu.dcache.ReadReq_mshr_hits::total 2216 # number of ReadReq MSHR hits 815system.cpu.dcache.WriteReq_mshr_hits::cpu.data 18359 # number of WriteReq MSHR hits 816system.cpu.dcache.WriteReq_mshr_hits::total 18359 # number of WriteReq MSHR hits 817system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 2 # number of LoadLockedReq MSHR hits 818system.cpu.dcache.LoadLockedReq_mshr_hits::total 2 # number of LoadLockedReq MSHR hits 819system.cpu.dcache.demand_mshr_hits::cpu.data 20575 # number of demand (read+write) MSHR hits 820system.cpu.dcache.demand_mshr_hits::total 20575 # number of demand (read+write) MSHR hits 821system.cpu.dcache.overall_mshr_hits::cpu.data 20575 # number of overall MSHR hits 822system.cpu.dcache.overall_mshr_hits::total 20575 # number of overall MSHR hits 823system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1798 # number of ReadReq MSHR misses 824system.cpu.dcache.ReadReq_mshr_misses::total 1798 # number of ReadReq MSHR misses 825system.cpu.dcache.WriteReq_mshr_misses::cpu.data 2816 # number of WriteReq MSHR misses 826system.cpu.dcache.WriteReq_mshr_misses::total 2816 # number of WriteReq MSHR misses 827system.cpu.dcache.demand_mshr_misses::cpu.data 4614 # number of demand (read+write) MSHR misses 828system.cpu.dcache.demand_mshr_misses::total 4614 # number of demand (read+write) MSHR misses 829system.cpu.dcache.overall_mshr_misses::cpu.data 4614 # number of overall MSHR misses 830system.cpu.dcache.overall_mshr_misses::total 4614 # number of overall MSHR misses 831system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 86261500 # number of ReadReq MSHR miss cycles 832system.cpu.dcache.ReadReq_mshr_miss_latency::total 86261500 # number of ReadReq MSHR miss cycles 833system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 138581500 # number of WriteReq MSHR miss cycles 834system.cpu.dcache.WriteReq_mshr_miss_latency::total 138581500 # number of WriteReq MSHR miss cycles 835system.cpu.dcache.demand_mshr_miss_latency::cpu.data 224843000 # number of demand (read+write) MSHR miss cycles 836system.cpu.dcache.demand_mshr_miss_latency::total 224843000 # number of demand (read+write) MSHR miss cycles 837system.cpu.dcache.overall_mshr_miss_latency::cpu.data 224843000 # number of overall MSHR miss cycles 838system.cpu.dcache.overall_mshr_miss_latency::total 224843000 # number of overall MSHR miss cycles 839system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000020 # mshr miss rate for ReadReq accesses 840system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000020 # mshr miss rate for ReadReq accesses 841system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000034 # mshr miss rate for WriteReq accesses 842system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000034 # mshr miss rate for WriteReq accesses 843system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for demand accesses 844system.cpu.dcache.demand_mshr_miss_rate::total 0.000027 # mshr miss rate for demand accesses 845system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for overall accesses 846system.cpu.dcache.overall_mshr_miss_rate::total 0.000027 # mshr miss rate for overall accesses 847system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 47976.362625 # average ReadReq mshr miss latency 848system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47976.362625 # average ReadReq mshr miss latency 849system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 49212.180398 # average WriteReq mshr miss latency 850system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49212.180398 # average WriteReq mshr miss latency 851system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 48730.602514 # average overall mshr miss latency 852system.cpu.dcache.demand_avg_mshr_miss_latency::total 48730.602514 # average overall mshr miss latency 853system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 48730.602514 # average overall mshr miss latency 854system.cpu.dcache.overall_avg_mshr_miss_latency::total 48730.602514 # average overall mshr miss latency 855system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 856 857---------- End Simulation Statistics ---------- 858