stats.txt revision 8893:e29c604a2582
1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 0.099662 # Number of seconds simulated 4sim_ticks 99661890000 # Number of ticks simulated 5final_tick 99661890000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks 7host_inst_rate 162959 # Simulator instruction rate (inst/s) 8host_op_rate 208335 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 59481796 # Simulator tick rate (ticks/s) 10host_mem_usage 235924 # Number of bytes of host memory used 11host_seconds 1675.50 # Real time elapsed on the host 12sim_insts 273037886 # Number of instructions simulated 13sim_ops 349065611 # Number of ops (including micro ops) simulated 14system.physmem.bytes_read 467712 # Number of bytes read from this memory 15system.physmem.bytes_inst_read 196352 # Number of instructions bytes read from this memory 16system.physmem.bytes_written 0 # Number of bytes written to this memory 17system.physmem.num_reads 7308 # Number of read requests responded to by this memory 18system.physmem.num_writes 0 # Number of write requests responded to by this memory 19system.physmem.num_other 0 # Number of other requests responded to by this memory 20system.physmem.bw_read 4692987 # Total read bandwidth from this memory (bytes/s) 21system.physmem.bw_inst_read 1970181 # Instruction read bandwidth from this memory (bytes/s) 22system.physmem.bw_total 4692987 # Total bandwidth to/from this memory (bytes/s) 23system.cpu.dtb.inst_hits 0 # ITB inst hits 24system.cpu.dtb.inst_misses 0 # ITB inst misses 25system.cpu.dtb.read_hits 0 # DTB read hits 26system.cpu.dtb.read_misses 0 # DTB read misses 27system.cpu.dtb.write_hits 0 # DTB write hits 28system.cpu.dtb.write_misses 0 # DTB write misses 29system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed 30system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 31system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 32system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 33system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB 34system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 35system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch 36system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 37system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions 38system.cpu.dtb.read_accesses 0 # DTB read accesses 39system.cpu.dtb.write_accesses 0 # DTB write accesses 40system.cpu.dtb.inst_accesses 0 # ITB inst accesses 41system.cpu.dtb.hits 0 # DTB hits 42system.cpu.dtb.misses 0 # DTB misses 43system.cpu.dtb.accesses 0 # DTB accesses 44system.cpu.itb.inst_hits 0 # ITB inst hits 45system.cpu.itb.inst_misses 0 # ITB inst misses 46system.cpu.itb.read_hits 0 # DTB read hits 47system.cpu.itb.read_misses 0 # DTB read misses 48system.cpu.itb.write_hits 0 # DTB write hits 49system.cpu.itb.write_misses 0 # DTB write misses 50system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed 51system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 52system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 53system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 54system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB 55system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 56system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 57system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 58system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 59system.cpu.itb.read_accesses 0 # DTB read accesses 60system.cpu.itb.write_accesses 0 # DTB write accesses 61system.cpu.itb.inst_accesses 0 # ITB inst accesses 62system.cpu.itb.hits 0 # DTB hits 63system.cpu.itb.misses 0 # DTB misses 64system.cpu.itb.accesses 0 # DTB accesses 65system.cpu.workload.num_syscalls 191 # Number of system calls 66system.cpu.numCycles 199323781 # number of cpu cycles simulated 67system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 68system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 69system.cpu.BPredUnit.lookups 36425277 # Number of BP lookups 70system.cpu.BPredUnit.condPredicted 21814093 # Number of conditional branches predicted 71system.cpu.BPredUnit.condIncorrect 2195714 # Number of conditional branches incorrect 72system.cpu.BPredUnit.BTBLookups 21857400 # Number of BTB lookups 73system.cpu.BPredUnit.BTBHits 17699652 # Number of BTB hits 74system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 75system.cpu.BPredUnit.usedRAS 6983514 # Number of times the RAS was used to get a target. 76system.cpu.BPredUnit.RASInCorrect 50540 # Number of incorrect RAS predictions. 77system.cpu.fetch.icacheStallCycles 40843667 # Number of cycles fetch is stalled on an Icache miss 78system.cpu.fetch.Insts 325977974 # Number of instructions fetch has processed 79system.cpu.fetch.Branches 36425277 # Number of branches that fetch encountered 80system.cpu.fetch.predictedBranches 24683166 # Number of branches that fetch has predicted taken 81system.cpu.fetch.Cycles 73206871 # Number of cycles fetch has run and was not squashing or blocked 82system.cpu.fetch.SquashCycles 8096294 # Number of cycles fetch has spent squashing 83system.cpu.fetch.BlockedCycles 79308750 # Number of cycles fetch has spent blocked 84system.cpu.fetch.MiscStallCycles 14 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 85system.cpu.fetch.PendingTrapStallCycles 3272 # Number of stall cycles due to pending traps 86system.cpu.fetch.CacheLines 39251627 # Number of cache lines fetched 87system.cpu.fetch.IcacheSquashes 692341 # Number of outstanding Icache misses that were squashed 88system.cpu.fetch.rateDist::samples 199214408 # Number of instructions fetched each cycle (Total) 89system.cpu.fetch.rateDist::mean 2.104516 # Number of instructions fetched each cycle (Total) 90system.cpu.fetch.rateDist::stdev 3.205209 # Number of instructions fetched each cycle (Total) 91system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 92system.cpu.fetch.rateDist::0 126685996 63.59% 63.59% # Number of instructions fetched each cycle (Total) 93system.cpu.fetch.rateDist::1 7392332 3.71% 67.30% # Number of instructions fetched each cycle (Total) 94system.cpu.fetch.rateDist::2 5861965 2.94% 70.25% # Number of instructions fetched each cycle (Total) 95system.cpu.fetch.rateDist::3 6253075 3.14% 73.38% # Number of instructions fetched each cycle (Total) 96system.cpu.fetch.rateDist::4 4927164 2.47% 75.86% # Number of instructions fetched each cycle (Total) 97system.cpu.fetch.rateDist::5 4136176 2.08% 77.93% # Number of instructions fetched each cycle (Total) 98system.cpu.fetch.rateDist::6 3211031 1.61% 79.55% # Number of instructions fetched each cycle (Total) 99system.cpu.fetch.rateDist::7 4254661 2.14% 81.68% # Number of instructions fetched each cycle (Total) 100system.cpu.fetch.rateDist::8 36492008 18.32% 100.00% # Number of instructions fetched each cycle (Total) 101system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 102system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 103system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 104system.cpu.fetch.rateDist::total 199214408 # Number of instructions fetched each cycle (Total) 105system.cpu.fetch.branchRate 0.182744 # Number of branch fetches per cycle 106system.cpu.fetch.rate 1.635419 # Number of inst fetches per cycle 107system.cpu.decode.IdleCycles 48091997 # Number of cycles decode is idle 108system.cpu.decode.BlockedCycles 74157554 # Number of cycles decode is blocked 109system.cpu.decode.RunCycles 67325954 # Number of cycles decode is running 110system.cpu.decode.UnblockCycles 3856814 # Number of cycles decode is unblocking 111system.cpu.decode.SquashCycles 5782089 # Number of cycles decode is squashing 112system.cpu.decode.BranchResolved 7547074 # Number of times decode resolved a branch 113system.cpu.decode.BranchMispred 69910 # Number of times decode detected a branch misprediction 114system.cpu.decode.DecodedInsts 411121431 # Number of instructions handled by decode 115system.cpu.decode.SquashedInsts 208451 # Number of squashed instructions handled by decode 116system.cpu.rename.SquashCycles 5782089 # Number of cycles rename is squashing 117system.cpu.rename.IdleCycles 55063328 # Number of cycles rename is idle 118system.cpu.rename.BlockCycles 1232045 # Number of cycles rename is blocking 119system.cpu.rename.serializeStallCycles 57746804 # count of cycles rename stalled for serializing inst 120system.cpu.rename.RunCycles 64402683 # Number of cycles rename is running 121system.cpu.rename.UnblockCycles 14987459 # Number of cycles rename is unblocking 122system.cpu.rename.RenamedInsts 399689928 # Number of instructions processed by rename 123system.cpu.rename.IQFullEvents 40994 # Number of times rename has blocked due to IQ full 124system.cpu.rename.LSQFullEvents 8558988 # Number of times rename has blocked due to LSQ full 125system.cpu.rename.FullRegisterEvents 23 # Number of times there has been no free registers 126system.cpu.rename.RenamedOperands 436461452 # Number of destination operands rename has renamed 127system.cpu.rename.RenameLookups 2357603268 # Number of register rename lookups that rename has made 128system.cpu.rename.int_rename_lookups 1290965650 # Number of integer rename lookups 129system.cpu.rename.fp_rename_lookups 1066637618 # Number of floating rename lookups 130system.cpu.rename.CommittedMaps 384568055 # Number of HB maps that are committed 131system.cpu.rename.UndoneMaps 51893397 # Number of HB maps that are undone due to squashing 132system.cpu.rename.serializingInsts 3989281 # count of serializing insts renamed 133system.cpu.rename.tempSerializingInsts 4086766 # count of temporary serializing insts renamed 134system.cpu.rename.skidInsts 48885430 # count of insts added to the skid buffer 135system.cpu.memDep0.insertedLoads 104583194 # Number of loads inserted to the mem dependence unit. 136system.cpu.memDep0.insertedStores 92996995 # Number of stores inserted to the mem dependence unit. 137system.cpu.memDep0.conflictingLoads 2832218 # Number of conflicting loads. 138system.cpu.memDep0.conflictingStores 4219793 # Number of conflicting stores. 139system.cpu.iq.iqInstsAdded 383881743 # Number of instructions added to the IQ (excludes non-spec) 140system.cpu.iq.iqNonSpecInstsAdded 3901955 # Number of non-speculative instructions added to the IQ 141system.cpu.iq.iqInstsIssued 374859266 # Number of instructions issued 142system.cpu.iq.iqSquashedInstsIssued 1372272 # Number of squashed instructions issued 143system.cpu.iq.iqSquashedInstsExamined 37676176 # Number of squashed instructions iterated over during squash; mainly for profiling 144system.cpu.iq.iqSquashedOperandsExamined 103140014 # Number of squashed operands that are examined and possibly removed from graph 145system.cpu.iq.iqSquashedNonSpecRemoved 346328 # Number of squashed non-spec instructions that were removed 146system.cpu.iq.issued_per_cycle::samples 199214408 # Number of insts issued each cycle 147system.cpu.iq.issued_per_cycle::mean 1.881688 # Number of insts issued each cycle 148system.cpu.iq.issued_per_cycle::stdev 2.014261 # Number of insts issued each cycle 149system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 150system.cpu.iq.issued_per_cycle::0 75091477 37.69% 37.69% # Number of insts issued each cycle 151system.cpu.iq.issued_per_cycle::1 33471491 16.80% 54.50% # Number of insts issued each cycle 152system.cpu.iq.issued_per_cycle::2 23546496 11.82% 66.32% # Number of insts issued each cycle 153system.cpu.iq.issued_per_cycle::3 17816115 8.94% 75.26% # Number of insts issued each cycle 154system.cpu.iq.issued_per_cycle::4 22176914 11.13% 86.39% # Number of insts issued each cycle 155system.cpu.iq.issued_per_cycle::5 15007629 7.53% 93.92% # Number of insts issued each cycle 156system.cpu.iq.issued_per_cycle::6 8468208 4.25% 98.17% # Number of insts issued each cycle 157system.cpu.iq.issued_per_cycle::7 2797235 1.40% 99.58% # Number of insts issued each cycle 158system.cpu.iq.issued_per_cycle::8 838843 0.42% 100.00% # Number of insts issued each cycle 159system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 160system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 161system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 162system.cpu.iq.issued_per_cycle::total 199214408 # Number of insts issued each cycle 163system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 164system.cpu.iq.fu_full::IntAlu 3057 0.02% 0.02% # attempts to use FU when none available 165system.cpu.iq.fu_full::IntMult 5025 0.03% 0.05% # attempts to use FU when none available 166system.cpu.iq.fu_full::IntDiv 0 0.00% 0.05% # attempts to use FU when none available 167system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.05% # attempts to use FU when none available 168system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.05% # attempts to use FU when none available 169system.cpu.iq.fu_full::FloatCvt 0 0.00% 0.05% # attempts to use FU when none available 170system.cpu.iq.fu_full::FloatMult 0 0.00% 0.05% # attempts to use FU when none available 171system.cpu.iq.fu_full::FloatDiv 0 0.00% 0.05% # attempts to use FU when none available 172system.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.05% # attempts to use FU when none available 173system.cpu.iq.fu_full::SimdAdd 0 0.00% 0.05% # attempts to use FU when none available 174system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.05% # attempts to use FU when none available 175system.cpu.iq.fu_full::SimdAlu 0 0.00% 0.05% # attempts to use FU when none available 176system.cpu.iq.fu_full::SimdCmp 0 0.00% 0.05% # attempts to use FU when none available 177system.cpu.iq.fu_full::SimdCvt 0 0.00% 0.05% # attempts to use FU when none available 178system.cpu.iq.fu_full::SimdMisc 0 0.00% 0.05% # attempts to use FU when none available 179system.cpu.iq.fu_full::SimdMult 0 0.00% 0.05% # attempts to use FU when none available 180system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.05% # attempts to use FU when none available 181system.cpu.iq.fu_full::SimdShift 0 0.00% 0.05% # attempts to use FU when none available 182system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.05% # attempts to use FU when none available 183system.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.05% # attempts to use FU when none available 184system.cpu.iq.fu_full::SimdFloatAdd 40437 0.24% 0.29% # attempts to use FU when none available 185system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.29% # attempts to use FU when none available 186system.cpu.iq.fu_full::SimdFloatCmp 3591 0.02% 0.31% # attempts to use FU when none available 187system.cpu.iq.fu_full::SimdFloatCvt 364 0.00% 0.31% # attempts to use FU when none available 188system.cpu.iq.fu_full::SimdFloatDiv 3 0.00% 0.31% # attempts to use FU when none available 189system.cpu.iq.fu_full::SimdFloatMisc 63031 0.37% 0.68% # attempts to use FU when none available 190system.cpu.iq.fu_full::SimdFloatMult 1376 0.01% 0.69% # attempts to use FU when none available 191system.cpu.iq.fu_full::SimdFloatMultAcc 149950 0.89% 1.58% # attempts to use FU when none available 192system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 1.58% # attempts to use FU when none available 193system.cpu.iq.fu_full::MemRead 8836509 52.25% 53.83% # attempts to use FU when none available 194system.cpu.iq.fu_full::MemWrite 7809442 46.17% 100.00% # attempts to use FU when none available 195system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 196system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 197system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued 198system.cpu.iq.FU_type_0::IntAlu 127218722 33.94% 33.94% # Type of FU issued 199system.cpu.iq.FU_type_0::IntMult 2147662 0.57% 34.51% # Type of FU issued 200system.cpu.iq.FU_type_0::IntDiv 0 0.00% 34.51% # Type of FU issued 201system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 34.51% # Type of FU issued 202system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 34.51% # Type of FU issued 203system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 34.51% # Type of FU issued 204system.cpu.iq.FU_type_0::FloatMult 0 0.00% 34.51% # Type of FU issued 205system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 34.51% # Type of FU issued 206system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 34.51% # Type of FU issued 207system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 34.51% # Type of FU issued 208system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 34.51% # Type of FU issued 209system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 34.51% # Type of FU issued 210system.cpu.iq.FU_type_0::SimdCmp 4 0.00% 34.51% # Type of FU issued 211system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 34.51% # Type of FU issued 212system.cpu.iq.FU_type_0::SimdMisc 1 0.00% 34.51% # Type of FU issued 213system.cpu.iq.FU_type_0::SimdMult 0 0.00% 34.51% # Type of FU issued 214system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 34.51% # Type of FU issued 215system.cpu.iq.FU_type_0::SimdShift 0 0.00% 34.51% # Type of FU issued 216system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 34.51% # Type of FU issued 217system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 34.51% # Type of FU issued 218system.cpu.iq.FU_type_0::SimdFloatAdd 6752754 1.80% 36.31% # Type of FU issued 219system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 36.31% # Type of FU issued 220system.cpu.iq.FU_type_0::SimdFloatCmp 8445549 2.25% 38.57% # Type of FU issued 221system.cpu.iq.FU_type_0::SimdFloatCvt 3419085 0.91% 39.48% # Type of FU issued 222system.cpu.iq.FU_type_0::SimdFloatDiv 1579460 0.42% 39.90% # Type of FU issued 223system.cpu.iq.FU_type_0::SimdFloatMisc 20849528 5.56% 45.46% # Type of FU issued 224system.cpu.iq.FU_type_0::SimdFloatMult 7172342 1.91% 47.37% # Type of FU issued 225system.cpu.iq.FU_type_0::SimdFloatMultAcc 7118324 1.90% 49.27% # Type of FU issued 226system.cpu.iq.FU_type_0::SimdFloatSqrt 175287 0.05% 49.32% # Type of FU issued 227system.cpu.iq.FU_type_0::MemRead 101990541 27.21% 76.53% # Type of FU issued 228system.cpu.iq.FU_type_0::MemWrite 87990007 23.47% 100.00% # Type of FU issued 229system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 230system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 231system.cpu.iq.FU_type_0::total 374859266 # Type of FU issued 232system.cpu.iq.rate 1.880655 # Inst issue rate 233system.cpu.iq.fu_busy_cnt 16912785 # FU busy when requested 234system.cpu.iq.fu_busy_rate 0.045118 # FU busy rate (busy events/executed inst) 235system.cpu.iq.int_inst_queue_reads 719593529 # Number of integer instruction queue reads 236system.cpu.iq.int_inst_queue_writes 296504031 # Number of integer instruction queue writes 237system.cpu.iq.int_inst_queue_wakeup_accesses 250306667 # Number of integer instruction queue wakeup accesses 238system.cpu.iq.fp_inst_queue_reads 247624468 # Number of floating instruction queue reads 239system.cpu.iq.fp_inst_queue_writes 128964922 # Number of floating instruction queue writes 240system.cpu.iq.fp_inst_queue_wakeup_accesses 117586691 # Number of floating instruction queue wakeup accesses 241system.cpu.iq.int_alu_accesses 264413654 # Number of integer alu accesses 242system.cpu.iq.fp_alu_accesses 127358397 # Number of floating point alu accesses 243system.cpu.iew.lsq.thread0.forwLoads 8761278 # Number of loads that had data forwarded from stores 244system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 245system.cpu.iew.lsq.thread0.squashedLoads 9934214 # Number of loads squashed 246system.cpu.iew.lsq.thread0.ignoredResponses 114912 # Number of memory responses ignored because the instruction is squashed 247system.cpu.iew.lsq.thread0.memOrderViolation 9298 # Number of memory ordering violations 248system.cpu.iew.lsq.thread0.squashedStores 10621174 # Number of stores squashed 249system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 250system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 251system.cpu.iew.lsq.thread0.rescheduledLoads 12907 # Number of loads that were rescheduled 252system.cpu.iew.lsq.thread0.cacheBlocked 180 # Number of times an access to memory failed due to the cache being blocked 253system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 254system.cpu.iew.iewSquashCycles 5782089 # Number of cycles IEW is squashing 255system.cpu.iew.iewBlockCycles 25749 # Number of cycles IEW is blocking 256system.cpu.iew.iewUnblockCycles 2296 # Number of cycles IEW is unblocking 257system.cpu.iew.iewDispatchedInsts 387833269 # Number of instructions dispatched to IQ 258system.cpu.iew.iewDispSquashedInsts 1480942 # Number of squashed instructions skipped by dispatch 259system.cpu.iew.iewDispLoadInsts 104583194 # Number of dispatched load instructions 260system.cpu.iew.iewDispStoreInsts 92996995 # Number of dispatched store instructions 261system.cpu.iew.iewDispNonSpecInsts 3890825 # Number of dispatched non-speculative instructions 262system.cpu.iew.iewIQFullEvents 126 # Number of times the IQ has become full, causing a stall 263system.cpu.iew.iewLSQFullEvents 225 # Number of times the LSQ has become full, causing a stall 264system.cpu.iew.memOrderViolationEvents 9298 # Number of memory order violations 265system.cpu.iew.predictedTakenIncorrect 1748842 # Number of branches that were predicted taken incorrectly 266system.cpu.iew.predictedNotTakenIncorrect 550283 # Number of branches that were predicted not taken incorrectly 267system.cpu.iew.branchMispredicts 2299125 # Number of branch mispredicts detected at execute 268system.cpu.iew.iewExecutedInsts 370161123 # Number of executed instructions 269system.cpu.iew.iewExecLoadInsts 100475616 # Number of load instructions executed 270system.cpu.iew.iewExecSquashedInsts 4698143 # Number of squashed instructions skipped in execute 271system.cpu.iew.exec_swp 0 # number of swp insts executed 272system.cpu.iew.exec_nop 49571 # number of nop insts executed 273system.cpu.iew.exec_refs 187121240 # number of memory reference insts executed 274system.cpu.iew.exec_branches 32102790 # Number of branches executed 275system.cpu.iew.exec_stores 86645624 # Number of stores executed 276system.cpu.iew.exec_rate 1.857085 # Inst execution rate 277system.cpu.iew.wb_sent 368581318 # cumulative count of insts sent to commit 278system.cpu.iew.wb_count 367893358 # cumulative count of insts written-back 279system.cpu.iew.wb_producers 175547849 # num instructions producing a value 280system.cpu.iew.wb_consumers 345820695 # num instructions consuming a value 281system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 282system.cpu.iew.wb_rate 1.845707 # insts written-back per cycle 283system.cpu.iew.wb_fanout 0.507627 # average fanout of values written-back 284system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 285system.cpu.commit.commitCommittedInsts 273038498 # The number of committed instructions 286system.cpu.commit.commitCommittedOps 349066223 # The number of committed instructions 287system.cpu.commit.commitSquashedInsts 38767213 # The number of squashed insts skipped by commit 288system.cpu.commit.commitNonSpecStalls 3555627 # The number of times commit has been forced to stall to communicate backwards 289system.cpu.commit.branchMispredicts 2167826 # The number of times a branch was mispredicted 290system.cpu.commit.committed_per_cycle::samples 193432320 # Number of insts commited each cycle 291system.cpu.commit.committed_per_cycle::mean 1.804591 # Number of insts commited each cycle 292system.cpu.commit.committed_per_cycle::stdev 2.360078 # Number of insts commited each cycle 293system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 294system.cpu.commit.committed_per_cycle::0 83176077 43.00% 43.00% # Number of insts commited each cycle 295system.cpu.commit.committed_per_cycle::1 39065690 20.20% 63.20% # Number of insts commited each cycle 296system.cpu.commit.committed_per_cycle::2 17086597 8.83% 72.03% # Number of insts commited each cycle 297system.cpu.commit.committed_per_cycle::3 13450710 6.95% 78.98% # Number of insts commited each cycle 298system.cpu.commit.committed_per_cycle::4 14290443 7.39% 86.37% # Number of insts commited each cycle 299system.cpu.commit.committed_per_cycle::5 7491330 3.87% 90.24% # Number of insts commited each cycle 300system.cpu.commit.committed_per_cycle::6 3442946 1.78% 92.02% # Number of insts commited each cycle 301system.cpu.commit.committed_per_cycle::7 3229105 1.67% 93.69% # Number of insts commited each cycle 302system.cpu.commit.committed_per_cycle::8 12199422 6.31% 100.00% # Number of insts commited each cycle 303system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 304system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 305system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 306system.cpu.commit.committed_per_cycle::total 193432320 # Number of insts commited each cycle 307system.cpu.commit.committedInsts 273038498 # Number of instructions committed 308system.cpu.commit.committedOps 349066223 # Number of ops (including micro ops) committed 309system.cpu.commit.swp_count 0 # Number of s/w prefetches committed 310system.cpu.commit.refs 177024801 # Number of memory references committed 311system.cpu.commit.loads 94648980 # Number of loads committed 312system.cpu.commit.membars 11033 # Number of memory barriers committed 313system.cpu.commit.branches 30521876 # Number of branches committed 314system.cpu.commit.fp_insts 114216705 # Number of committed floating point instructions. 315system.cpu.commit.int_insts 279585540 # Number of committed integer instructions. 316system.cpu.commit.function_calls 6225112 # Number of function calls committed. 317system.cpu.commit.bw_lim_events 12199422 # number cycles where commit BW limit reached 318system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits 319system.cpu.rob.rob_reads 569063811 # The number of ROB reads 320system.cpu.rob.rob_writes 781450888 # The number of ROB writes 321system.cpu.timesIdled 2411 # Number of times that the entire CPU went into an idle state and unscheduled itself 322system.cpu.idleCycles 109373 # Total number of cycles that the CPU has spent unscheduled due to idling 323system.cpu.committedInsts 273037886 # Number of Instructions Simulated 324system.cpu.committedOps 349065611 # Number of Ops (including micro ops) Simulated 325system.cpu.committedInsts_total 273037886 # Number of Instructions Simulated 326system.cpu.cpi 0.730022 # CPI: Cycles Per Instruction 327system.cpu.cpi_total 0.730022 # CPI: Total CPI of All Threads 328system.cpu.ipc 1.369821 # IPC: Instructions Per Cycle 329system.cpu.ipc_total 1.369821 # IPC: Total IPC of All Threads 330system.cpu.int_regfile_reads 1768986911 # number of integer regfile reads 331system.cpu.int_regfile_writes 233848403 # number of integer regfile writes 332system.cpu.fp_regfile_reads 187568002 # number of floating regfile reads 333system.cpu.fp_regfile_writes 132321236 # number of floating regfile writes 334system.cpu.misc_regfile_reads 981099777 # number of misc regfile reads 335system.cpu.misc_regfile_writes 34422237 # number of misc regfile writes 336system.cpu.icache.replacements 14037 # number of replacements 337system.cpu.icache.tagsinuse 1859.121830 # Cycle average of tags in use 338system.cpu.icache.total_refs 39234784 # Total number of references to valid blocks. 339system.cpu.icache.sampled_refs 15929 # Sample count of references to valid blocks. 340system.cpu.icache.avg_refs 2463.104024 # Average number of references to valid blocks. 341system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 342system.cpu.icache.occ_blocks::cpu.inst 1859.121830 # Average occupied blocks per requestor 343system.cpu.icache.occ_percent::cpu.inst 0.907774 # Average percentage of cache occupancy 344system.cpu.icache.occ_percent::total 0.907774 # Average percentage of cache occupancy 345system.cpu.icache.ReadReq_hits::cpu.inst 39234786 # number of ReadReq hits 346system.cpu.icache.ReadReq_hits::total 39234786 # number of ReadReq hits 347system.cpu.icache.demand_hits::cpu.inst 39234786 # number of demand (read+write) hits 348system.cpu.icache.demand_hits::total 39234786 # number of demand (read+write) hits 349system.cpu.icache.overall_hits::cpu.inst 39234786 # number of overall hits 350system.cpu.icache.overall_hits::total 39234786 # number of overall hits 351system.cpu.icache.ReadReq_misses::cpu.inst 16841 # number of ReadReq misses 352system.cpu.icache.ReadReq_misses::total 16841 # number of ReadReq misses 353system.cpu.icache.demand_misses::cpu.inst 16841 # number of demand (read+write) misses 354system.cpu.icache.demand_misses::total 16841 # number of demand (read+write) misses 355system.cpu.icache.overall_misses::cpu.inst 16841 # number of overall misses 356system.cpu.icache.overall_misses::total 16841 # number of overall misses 357system.cpu.icache.ReadReq_miss_latency::cpu.inst 208423500 # number of ReadReq miss cycles 358system.cpu.icache.ReadReq_miss_latency::total 208423500 # number of ReadReq miss cycles 359system.cpu.icache.demand_miss_latency::cpu.inst 208423500 # number of demand (read+write) miss cycles 360system.cpu.icache.demand_miss_latency::total 208423500 # number of demand (read+write) miss cycles 361system.cpu.icache.overall_miss_latency::cpu.inst 208423500 # number of overall miss cycles 362system.cpu.icache.overall_miss_latency::total 208423500 # number of overall miss cycles 363system.cpu.icache.ReadReq_accesses::cpu.inst 39251627 # number of ReadReq accesses(hits+misses) 364system.cpu.icache.ReadReq_accesses::total 39251627 # number of ReadReq accesses(hits+misses) 365system.cpu.icache.demand_accesses::cpu.inst 39251627 # number of demand (read+write) accesses 366system.cpu.icache.demand_accesses::total 39251627 # number of demand (read+write) accesses 367system.cpu.icache.overall_accesses::cpu.inst 39251627 # number of overall (read+write) accesses 368system.cpu.icache.overall_accesses::total 39251627 # number of overall (read+write) accesses 369system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000429 # miss rate for ReadReq accesses 370system.cpu.icache.demand_miss_rate::cpu.inst 0.000429 # miss rate for demand accesses 371system.cpu.icache.overall_miss_rate::cpu.inst 0.000429 # miss rate for overall accesses 372system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12375.957485 # average ReadReq miss latency 373system.cpu.icache.demand_avg_miss_latency::cpu.inst 12375.957485 # average overall miss latency 374system.cpu.icache.overall_avg_miss_latency::cpu.inst 12375.957485 # average overall miss latency 375system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 376system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 377system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 378system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 379system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked 380system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked 381system.cpu.icache.fast_writes 0 # number of fast writes performed 382system.cpu.icache.cache_copies 0 # number of cache copies performed 383system.cpu.icache.ReadReq_mshr_hits::cpu.inst 888 # number of ReadReq MSHR hits 384system.cpu.icache.ReadReq_mshr_hits::total 888 # number of ReadReq MSHR hits 385system.cpu.icache.demand_mshr_hits::cpu.inst 888 # number of demand (read+write) MSHR hits 386system.cpu.icache.demand_mshr_hits::total 888 # number of demand (read+write) MSHR hits 387system.cpu.icache.overall_mshr_hits::cpu.inst 888 # number of overall MSHR hits 388system.cpu.icache.overall_mshr_hits::total 888 # number of overall MSHR hits 389system.cpu.icache.ReadReq_mshr_misses::cpu.inst 15953 # number of ReadReq MSHR misses 390system.cpu.icache.ReadReq_mshr_misses::total 15953 # number of ReadReq MSHR misses 391system.cpu.icache.demand_mshr_misses::cpu.inst 15953 # number of demand (read+write) MSHR misses 392system.cpu.icache.demand_mshr_misses::total 15953 # number of demand (read+write) MSHR misses 393system.cpu.icache.overall_mshr_misses::cpu.inst 15953 # number of overall MSHR misses 394system.cpu.icache.overall_mshr_misses::total 15953 # number of overall MSHR misses 395system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 137773000 # number of ReadReq MSHR miss cycles 396system.cpu.icache.ReadReq_mshr_miss_latency::total 137773000 # number of ReadReq MSHR miss cycles 397system.cpu.icache.demand_mshr_miss_latency::cpu.inst 137773000 # number of demand (read+write) MSHR miss cycles 398system.cpu.icache.demand_mshr_miss_latency::total 137773000 # number of demand (read+write) MSHR miss cycles 399system.cpu.icache.overall_mshr_miss_latency::cpu.inst 137773000 # number of overall MSHR miss cycles 400system.cpu.icache.overall_mshr_miss_latency::total 137773000 # number of overall MSHR miss cycles 401system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000406 # mshr miss rate for ReadReq accesses 402system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000406 # mshr miss rate for demand accesses 403system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000406 # mshr miss rate for overall accesses 404system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 8636.181283 # average ReadReq mshr miss latency 405system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 8636.181283 # average overall mshr miss latency 406system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 8636.181283 # average overall mshr miss latency 407system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 408system.cpu.dcache.replacements 1416 # number of replacements 409system.cpu.dcache.tagsinuse 3097.112853 # Cycle average of tags in use 410system.cpu.dcache.total_refs 173600890 # Total number of references to valid blocks. 411system.cpu.dcache.sampled_refs 4598 # Sample count of references to valid blocks. 412system.cpu.dcache.avg_refs 37755.739452 # Average number of references to valid blocks. 413system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 414system.cpu.dcache.occ_blocks::cpu.data 3097.112853 # Average occupied blocks per requestor 415system.cpu.dcache.occ_percent::cpu.data 0.756131 # Average percentage of cache occupancy 416system.cpu.dcache.occ_percent::total 0.756131 # Average percentage of cache occupancy 417system.cpu.dcache.ReadReq_hits::cpu.data 91544700 # number of ReadReq hits 418system.cpu.dcache.ReadReq_hits::total 91544700 # number of ReadReq hits 419system.cpu.dcache.WriteReq_hits::cpu.data 82033348 # number of WriteReq hits 420system.cpu.dcache.WriteReq_hits::total 82033348 # number of WriteReq hits 421system.cpu.dcache.LoadLockedReq_hits::cpu.data 11669 # number of LoadLockedReq hits 422system.cpu.dcache.LoadLockedReq_hits::total 11669 # number of LoadLockedReq hits 423system.cpu.dcache.StoreCondReq_hits::cpu.data 11136 # number of StoreCondReq hits 424system.cpu.dcache.StoreCondReq_hits::total 11136 # number of StoreCondReq hits 425system.cpu.dcache.demand_hits::cpu.data 173578048 # number of demand (read+write) hits 426system.cpu.dcache.demand_hits::total 173578048 # number of demand (read+write) hits 427system.cpu.dcache.overall_hits::cpu.data 173578048 # number of overall hits 428system.cpu.dcache.overall_hits::total 173578048 # number of overall hits 429system.cpu.dcache.ReadReq_misses::cpu.data 3368 # number of ReadReq misses 430system.cpu.dcache.ReadReq_misses::total 3368 # number of ReadReq misses 431system.cpu.dcache.WriteReq_misses::cpu.data 19314 # number of WriteReq misses 432system.cpu.dcache.WriteReq_misses::total 19314 # number of WriteReq misses 433system.cpu.dcache.LoadLockedReq_misses::cpu.data 2 # number of LoadLockedReq misses 434system.cpu.dcache.LoadLockedReq_misses::total 2 # number of LoadLockedReq misses 435system.cpu.dcache.demand_misses::cpu.data 22682 # number of demand (read+write) misses 436system.cpu.dcache.demand_misses::total 22682 # number of demand (read+write) misses 437system.cpu.dcache.overall_misses::cpu.data 22682 # number of overall misses 438system.cpu.dcache.overall_misses::total 22682 # number of overall misses 439system.cpu.dcache.ReadReq_miss_latency::cpu.data 110168000 # number of ReadReq miss cycles 440system.cpu.dcache.ReadReq_miss_latency::total 110168000 # number of ReadReq miss cycles 441system.cpu.dcache.WriteReq_miss_latency::cpu.data 637892000 # number of WriteReq miss cycles 442system.cpu.dcache.WriteReq_miss_latency::total 637892000 # number of WriteReq miss cycles 443system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 76000 # number of LoadLockedReq miss cycles 444system.cpu.dcache.LoadLockedReq_miss_latency::total 76000 # number of LoadLockedReq miss cycles 445system.cpu.dcache.demand_miss_latency::cpu.data 748060000 # number of demand (read+write) miss cycles 446system.cpu.dcache.demand_miss_latency::total 748060000 # number of demand (read+write) miss cycles 447system.cpu.dcache.overall_miss_latency::cpu.data 748060000 # number of overall miss cycles 448system.cpu.dcache.overall_miss_latency::total 748060000 # number of overall miss cycles 449system.cpu.dcache.ReadReq_accesses::cpu.data 91548068 # number of ReadReq accesses(hits+misses) 450system.cpu.dcache.ReadReq_accesses::total 91548068 # number of ReadReq accesses(hits+misses) 451system.cpu.dcache.WriteReq_accesses::cpu.data 82052662 # number of WriteReq accesses(hits+misses) 452system.cpu.dcache.WriteReq_accesses::total 82052662 # number of WriteReq accesses(hits+misses) 453system.cpu.dcache.LoadLockedReq_accesses::cpu.data 11671 # number of LoadLockedReq accesses(hits+misses) 454system.cpu.dcache.LoadLockedReq_accesses::total 11671 # number of LoadLockedReq accesses(hits+misses) 455system.cpu.dcache.StoreCondReq_accesses::cpu.data 11136 # number of StoreCondReq accesses(hits+misses) 456system.cpu.dcache.StoreCondReq_accesses::total 11136 # number of StoreCondReq accesses(hits+misses) 457system.cpu.dcache.demand_accesses::cpu.data 173600730 # number of demand (read+write) accesses 458system.cpu.dcache.demand_accesses::total 173600730 # number of demand (read+write) accesses 459system.cpu.dcache.overall_accesses::cpu.data 173600730 # number of overall (read+write) accesses 460system.cpu.dcache.overall_accesses::total 173600730 # number of overall (read+write) accesses 461system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000037 # miss rate for ReadReq accesses 462system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000235 # miss rate for WriteReq accesses 463system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000171 # miss rate for LoadLockedReq accesses 464system.cpu.dcache.demand_miss_rate::cpu.data 0.000131 # miss rate for demand accesses 465system.cpu.dcache.overall_miss_rate::cpu.data 0.000131 # miss rate for overall accesses 466system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 32710.213777 # average ReadReq miss latency 467system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33027.441234 # average WriteReq miss latency 468system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 38000 # average LoadLockedReq miss latency 469system.cpu.dcache.demand_avg_miss_latency::cpu.data 32980.336831 # average overall miss latency 470system.cpu.dcache.overall_avg_miss_latency::cpu.data 32980.336831 # average overall miss latency 471system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 472system.cpu.dcache.blocked_cycles::no_targets 317500 # number of cycles access was blocked 473system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 474system.cpu.dcache.blocked::no_targets 14 # number of cycles access was blocked 475system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked 476system.cpu.dcache.avg_blocked_cycles::no_targets 22678.571429 # average number of cycles each access was blocked 477system.cpu.dcache.fast_writes 0 # number of fast writes performed 478system.cpu.dcache.cache_copies 0 # number of cache copies performed 479system.cpu.dcache.writebacks::writebacks 1038 # number of writebacks 480system.cpu.dcache.writebacks::total 1038 # number of writebacks 481system.cpu.dcache.ReadReq_mshr_hits::cpu.data 1605 # number of ReadReq MSHR hits 482system.cpu.dcache.ReadReq_mshr_hits::total 1605 # number of ReadReq MSHR hits 483system.cpu.dcache.WriteReq_mshr_hits::cpu.data 16455 # number of WriteReq MSHR hits 484system.cpu.dcache.WriteReq_mshr_hits::total 16455 # number of WriteReq MSHR hits 485system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 2 # number of LoadLockedReq MSHR hits 486system.cpu.dcache.LoadLockedReq_mshr_hits::total 2 # number of LoadLockedReq MSHR hits 487system.cpu.dcache.demand_mshr_hits::cpu.data 18060 # number of demand (read+write) MSHR hits 488system.cpu.dcache.demand_mshr_hits::total 18060 # number of demand (read+write) MSHR hits 489system.cpu.dcache.overall_mshr_hits::cpu.data 18060 # number of overall MSHR hits 490system.cpu.dcache.overall_mshr_hits::total 18060 # number of overall MSHR hits 491system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1763 # number of ReadReq MSHR misses 492system.cpu.dcache.ReadReq_mshr_misses::total 1763 # number of ReadReq MSHR misses 493system.cpu.dcache.WriteReq_mshr_misses::cpu.data 2859 # number of WriteReq MSHR misses 494system.cpu.dcache.WriteReq_mshr_misses::total 2859 # number of WriteReq MSHR misses 495system.cpu.dcache.demand_mshr_misses::cpu.data 4622 # number of demand (read+write) MSHR misses 496system.cpu.dcache.demand_mshr_misses::total 4622 # number of demand (read+write) MSHR misses 497system.cpu.dcache.overall_mshr_misses::cpu.data 4622 # number of overall MSHR misses 498system.cpu.dcache.overall_mshr_misses::total 4622 # number of overall MSHR misses 499system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 53565000 # number of ReadReq MSHR miss cycles 500system.cpu.dcache.ReadReq_mshr_miss_latency::total 53565000 # number of ReadReq MSHR miss cycles 501system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 101664500 # number of WriteReq MSHR miss cycles 502system.cpu.dcache.WriteReq_mshr_miss_latency::total 101664500 # number of WriteReq MSHR miss cycles 503system.cpu.dcache.demand_mshr_miss_latency::cpu.data 155229500 # number of demand (read+write) MSHR miss cycles 504system.cpu.dcache.demand_mshr_miss_latency::total 155229500 # number of demand (read+write) MSHR miss cycles 505system.cpu.dcache.overall_mshr_miss_latency::cpu.data 155229500 # number of overall MSHR miss cycles 506system.cpu.dcache.overall_mshr_miss_latency::total 155229500 # number of overall MSHR miss cycles 507system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000019 # mshr miss rate for ReadReq accesses 508system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000035 # mshr miss rate for WriteReq accesses 509system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for demand accesses 510system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for overall accesses 511system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 30382.870108 # average ReadReq mshr miss latency 512system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35559.461350 # average WriteReq mshr miss latency 513system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 33584.919948 # average overall mshr miss latency 514system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 33584.919948 # average overall mshr miss latency 515system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 516system.cpu.l2cache.replacements 62 # number of replacements 517system.cpu.l2cache.tagsinuse 3962.463851 # Cycle average of tags in use 518system.cpu.l2cache.total_refs 13233 # Total number of references to valid blocks. 519system.cpu.l2cache.sampled_refs 5422 # Sample count of references to valid blocks. 520system.cpu.l2cache.avg_refs 2.440612 # Average number of references to valid blocks. 521system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 522system.cpu.l2cache.occ_blocks::writebacks 380.682257 # Average occupied blocks per requestor 523system.cpu.l2cache.occ_blocks::cpu.inst 2812.020473 # Average occupied blocks per requestor 524system.cpu.l2cache.occ_blocks::cpu.data 769.761121 # Average occupied blocks per requestor 525system.cpu.l2cache.occ_percent::writebacks 0.011618 # Average percentage of cache occupancy 526system.cpu.l2cache.occ_percent::cpu.inst 0.085816 # Average percentage of cache occupancy 527system.cpu.l2cache.occ_percent::cpu.data 0.023491 # Average percentage of cache occupancy 528system.cpu.l2cache.occ_percent::total 0.120925 # Average percentage of cache occupancy 529system.cpu.l2cache.ReadReq_hits::cpu.inst 12854 # number of ReadReq hits 530system.cpu.l2cache.ReadReq_hits::cpu.data 293 # number of ReadReq hits 531system.cpu.l2cache.ReadReq_hits::total 13147 # number of ReadReq hits 532system.cpu.l2cache.Writeback_hits::writebacks 1038 # number of Writeback hits 533system.cpu.l2cache.Writeback_hits::total 1038 # number of Writeback hits 534system.cpu.l2cache.ReadExReq_hits::cpu.data 18 # number of ReadExReq hits 535system.cpu.l2cache.ReadExReq_hits::total 18 # number of ReadExReq hits 536system.cpu.l2cache.demand_hits::cpu.inst 12854 # number of demand (read+write) hits 537system.cpu.l2cache.demand_hits::cpu.data 311 # number of demand (read+write) hits 538system.cpu.l2cache.demand_hits::total 13165 # number of demand (read+write) hits 539system.cpu.l2cache.overall_hits::cpu.inst 12854 # number of overall hits 540system.cpu.l2cache.overall_hits::cpu.data 311 # number of overall hits 541system.cpu.l2cache.overall_hits::total 13165 # number of overall hits 542system.cpu.l2cache.ReadReq_misses::cpu.inst 3075 # number of ReadReq misses 543system.cpu.l2cache.ReadReq_misses::cpu.data 1470 # number of ReadReq misses 544system.cpu.l2cache.ReadReq_misses::total 4545 # number of ReadReq misses 545system.cpu.l2cache.UpgradeReq_misses::cpu.data 24 # number of UpgradeReq misses 546system.cpu.l2cache.UpgradeReq_misses::total 24 # number of UpgradeReq misses 547system.cpu.l2cache.ReadExReq_misses::cpu.data 2817 # number of ReadExReq misses 548system.cpu.l2cache.ReadExReq_misses::total 2817 # number of ReadExReq misses 549system.cpu.l2cache.demand_misses::cpu.inst 3075 # number of demand (read+write) misses 550system.cpu.l2cache.demand_misses::cpu.data 4287 # number of demand (read+write) misses 551system.cpu.l2cache.demand_misses::total 7362 # number of demand (read+write) misses 552system.cpu.l2cache.overall_misses::cpu.inst 3075 # number of overall misses 553system.cpu.l2cache.overall_misses::cpu.data 4287 # number of overall misses 554system.cpu.l2cache.overall_misses::total 7362 # number of overall misses 555system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 105351500 # number of ReadReq miss cycles 556system.cpu.l2cache.ReadReq_miss_latency::cpu.data 50523000 # number of ReadReq miss cycles 557system.cpu.l2cache.ReadReq_miss_latency::total 155874500 # number of ReadReq miss cycles 558system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 97095500 # number of ReadExReq miss cycles 559system.cpu.l2cache.ReadExReq_miss_latency::total 97095500 # number of ReadExReq miss cycles 560system.cpu.l2cache.demand_miss_latency::cpu.inst 105351500 # number of demand (read+write) miss cycles 561system.cpu.l2cache.demand_miss_latency::cpu.data 147618500 # number of demand (read+write) miss cycles 562system.cpu.l2cache.demand_miss_latency::total 252970000 # number of demand (read+write) miss cycles 563system.cpu.l2cache.overall_miss_latency::cpu.inst 105351500 # number of overall miss cycles 564system.cpu.l2cache.overall_miss_latency::cpu.data 147618500 # number of overall miss cycles 565system.cpu.l2cache.overall_miss_latency::total 252970000 # number of overall miss cycles 566system.cpu.l2cache.ReadReq_accesses::cpu.inst 15929 # number of ReadReq accesses(hits+misses) 567system.cpu.l2cache.ReadReq_accesses::cpu.data 1763 # number of ReadReq accesses(hits+misses) 568system.cpu.l2cache.ReadReq_accesses::total 17692 # number of ReadReq accesses(hits+misses) 569system.cpu.l2cache.Writeback_accesses::writebacks 1038 # number of Writeback accesses(hits+misses) 570system.cpu.l2cache.Writeback_accesses::total 1038 # number of Writeback accesses(hits+misses) 571system.cpu.l2cache.UpgradeReq_accesses::cpu.data 24 # number of UpgradeReq accesses(hits+misses) 572system.cpu.l2cache.UpgradeReq_accesses::total 24 # number of UpgradeReq accesses(hits+misses) 573system.cpu.l2cache.ReadExReq_accesses::cpu.data 2835 # number of ReadExReq accesses(hits+misses) 574system.cpu.l2cache.ReadExReq_accesses::total 2835 # number of ReadExReq accesses(hits+misses) 575system.cpu.l2cache.demand_accesses::cpu.inst 15929 # number of demand (read+write) accesses 576system.cpu.l2cache.demand_accesses::cpu.data 4598 # number of demand (read+write) accesses 577system.cpu.l2cache.demand_accesses::total 20527 # number of demand (read+write) accesses 578system.cpu.l2cache.overall_accesses::cpu.inst 15929 # number of overall (read+write) accesses 579system.cpu.l2cache.overall_accesses::cpu.data 4598 # number of overall (read+write) accesses 580system.cpu.l2cache.overall_accesses::total 20527 # number of overall (read+write) accesses 581system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.193044 # miss rate for ReadReq accesses 582system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.833806 # miss rate for ReadReq accesses 583system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 1 # miss rate for UpgradeReq accesses 584system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.993651 # miss rate for ReadExReq accesses 585system.cpu.l2cache.demand_miss_rate::cpu.inst 0.193044 # miss rate for demand accesses 586system.cpu.l2cache.demand_miss_rate::cpu.data 0.932362 # miss rate for demand accesses 587system.cpu.l2cache.overall_miss_rate::cpu.inst 0.193044 # miss rate for overall accesses 588system.cpu.l2cache.overall_miss_rate::cpu.data 0.932362 # miss rate for overall accesses 589system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34260.650407 # average ReadReq miss latency 590system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34369.387755 # average ReadReq miss latency 591system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34467.696131 # average ReadExReq miss latency 592system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34260.650407 # average overall miss latency 593system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34433.986471 # average overall miss latency 594system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34260.650407 # average overall miss latency 595system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34433.986471 # average overall miss latency 596system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 597system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 598system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 599system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 600system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked 601system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked 602system.cpu.l2cache.fast_writes 0 # number of fast writes performed 603system.cpu.l2cache.cache_copies 0 # number of cache copies performed 604system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 7 # number of ReadReq MSHR hits 605system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 47 # number of ReadReq MSHR hits 606system.cpu.l2cache.ReadReq_mshr_hits::total 54 # number of ReadReq MSHR hits 607system.cpu.l2cache.demand_mshr_hits::cpu.inst 7 # number of demand (read+write) MSHR hits 608system.cpu.l2cache.demand_mshr_hits::cpu.data 47 # number of demand (read+write) MSHR hits 609system.cpu.l2cache.demand_mshr_hits::total 54 # number of demand (read+write) MSHR hits 610system.cpu.l2cache.overall_mshr_hits::cpu.inst 7 # number of overall MSHR hits 611system.cpu.l2cache.overall_mshr_hits::cpu.data 47 # number of overall MSHR hits 612system.cpu.l2cache.overall_mshr_hits::total 54 # number of overall MSHR hits 613system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3068 # number of ReadReq MSHR misses 614system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1423 # number of ReadReq MSHR misses 615system.cpu.l2cache.ReadReq_mshr_misses::total 4491 # number of ReadReq MSHR misses 616system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 24 # number of UpgradeReq MSHR misses 617system.cpu.l2cache.UpgradeReq_mshr_misses::total 24 # number of UpgradeReq MSHR misses 618system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 2817 # number of ReadExReq MSHR misses 619system.cpu.l2cache.ReadExReq_mshr_misses::total 2817 # number of ReadExReq MSHR misses 620system.cpu.l2cache.demand_mshr_misses::cpu.inst 3068 # number of demand (read+write) MSHR misses 621system.cpu.l2cache.demand_mshr_misses::cpu.data 4240 # number of demand (read+write) MSHR misses 622system.cpu.l2cache.demand_mshr_misses::total 7308 # number of demand (read+write) MSHR misses 623system.cpu.l2cache.overall_mshr_misses::cpu.inst 3068 # number of overall MSHR misses 624system.cpu.l2cache.overall_mshr_misses::cpu.data 4240 # number of overall MSHR misses 625system.cpu.l2cache.overall_mshr_misses::total 7308 # number of overall MSHR misses 626system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 95355500 # number of ReadReq MSHR miss cycles 627system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 44533000 # number of ReadReq MSHR miss cycles 628system.cpu.l2cache.ReadReq_mshr_miss_latency::total 139888500 # number of ReadReq MSHR miss cycles 629system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 744000 # number of UpgradeReq MSHR miss cycles 630system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 744000 # number of UpgradeReq MSHR miss cycles 631system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 88103500 # number of ReadExReq MSHR miss cycles 632system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 88103500 # number of ReadExReq MSHR miss cycles 633system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 95355500 # number of demand (read+write) MSHR miss cycles 634system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 132636500 # number of demand (read+write) MSHR miss cycles 635system.cpu.l2cache.demand_mshr_miss_latency::total 227992000 # number of demand (read+write) MSHR miss cycles 636system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 95355500 # number of overall MSHR miss cycles 637system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 132636500 # number of overall MSHR miss cycles 638system.cpu.l2cache.overall_mshr_miss_latency::total 227992000 # number of overall MSHR miss cycles 639system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.192605 # mshr miss rate for ReadReq accesses 640system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.807147 # mshr miss rate for ReadReq accesses 641system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for UpgradeReq accesses 642system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.993651 # mshr miss rate for ReadExReq accesses 643system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.192605 # mshr miss rate for demand accesses 644system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.922140 # mshr miss rate for demand accesses 645system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.192605 # mshr miss rate for overall accesses 646system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.922140 # mshr miss rate for overall accesses 647system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31080.671447 # average ReadReq mshr miss latency 648system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31295.151089 # average ReadReq mshr miss latency 649system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 31000 # average UpgradeReq mshr miss latency 650system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31275.647852 # average ReadExReq mshr miss latency 651system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31080.671447 # average overall mshr miss latency 652system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31282.193396 # average overall mshr miss latency 653system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31080.671447 # average overall mshr miss latency 654system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31282.193396 # average overall mshr miss latency 655system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 656 657---------- End Simulation Statistics ---------- 658