stats.txt revision 11507
111507SCurtis.Dunham@arm.com 211507SCurtis.Dunham@arm.com---------- Begin Simulation Statistics ---------- 311507SCurtis.Dunham@arm.comsim_seconds 0.111754 # Number of seconds simulated 411507SCurtis.Dunham@arm.comsim_ticks 111753553500 # Number of ticks simulated 511507SCurtis.Dunham@arm.comfinal_tick 111753553500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 611507SCurtis.Dunham@arm.comsim_freq 1000000000000 # Frequency of simulated ticks 711507SCurtis.Dunham@arm.comhost_inst_rate 118120 # Simulator instruction rate (inst/s) 811507SCurtis.Dunham@arm.comhost_op_rate 141817 # Simulator op (including micro ops) rate (op/s) 911507SCurtis.Dunham@arm.comhost_tick_rate 48346375 # Simulator tick rate (ticks/s) 1011507SCurtis.Dunham@arm.comhost_mem_usage 287716 # Number of bytes of host memory used 1111507SCurtis.Dunham@arm.comhost_seconds 2311.52 # Real time elapsed on the host 1211507SCurtis.Dunham@arm.comsim_insts 273037220 # Number of instructions simulated 1311507SCurtis.Dunham@arm.comsim_ops 327811602 # Number of ops (including micro ops) simulated 1411507SCurtis.Dunham@arm.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1511507SCurtis.Dunham@arm.comsystem.clk_domain.clock 1000 # Clock period in ticks 1611507SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu.inst 620544 # Number of bytes read from this memory 1711507SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu.data 4626112 # Number of bytes read from this memory 1811507SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu.l2cache.prefetcher 168832 # Number of bytes read from this memory 1911507SCurtis.Dunham@arm.comsystem.physmem.bytes_read::total 5415488 # Number of bytes read from this memory 2011507SCurtis.Dunham@arm.comsystem.physmem.bytes_inst_read::cpu.inst 620544 # Number of instructions bytes read from this memory 2111507SCurtis.Dunham@arm.comsystem.physmem.bytes_inst_read::total 620544 # Number of instructions bytes read from this memory 2211507SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu.inst 9696 # Number of read requests responded to by this memory 2311507SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu.data 72283 # Number of read requests responded to by this memory 2411507SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu.l2cache.prefetcher 2638 # Number of read requests responded to by this memory 2511507SCurtis.Dunham@arm.comsystem.physmem.num_reads::total 84617 # Number of read requests responded to by this memory 2611507SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu.inst 5552790 # Total read bandwidth from this memory (bytes/s) 2711507SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu.data 41395659 # Total read bandwidth from this memory (bytes/s) 2811507SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu.l2cache.prefetcher 1510753 # Total read bandwidth from this memory (bytes/s) 2911507SCurtis.Dunham@arm.comsystem.physmem.bw_read::total 48459202 # Total read bandwidth from this memory (bytes/s) 3011507SCurtis.Dunham@arm.comsystem.physmem.bw_inst_read::cpu.inst 5552790 # Instruction read bandwidth from this memory (bytes/s) 3111507SCurtis.Dunham@arm.comsystem.physmem.bw_inst_read::total 5552790 # Instruction read bandwidth from this memory (bytes/s) 3211507SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu.inst 5552790 # Total bandwidth to/from this memory (bytes/s) 3311507SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu.data 41395659 # Total bandwidth to/from this memory (bytes/s) 3411507SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu.l2cache.prefetcher 1510753 # Total bandwidth to/from this memory (bytes/s) 3511507SCurtis.Dunham@arm.comsystem.physmem.bw_total::total 48459202 # Total bandwidth to/from this memory (bytes/s) 3611507SCurtis.Dunham@arm.comsystem.physmem.readReqs 84617 # Number of read requests accepted 3711507SCurtis.Dunham@arm.comsystem.physmem.writeReqs 0 # Number of write requests accepted 3811507SCurtis.Dunham@arm.comsystem.physmem.readBursts 84617 # Number of DRAM read bursts, including those serviced by the write queue 3911507SCurtis.Dunham@arm.comsystem.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue 4011507SCurtis.Dunham@arm.comsystem.physmem.bytesReadDRAM 5415488 # Total number of bytes read from DRAM 4111507SCurtis.Dunham@arm.comsystem.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue 4211507SCurtis.Dunham@arm.comsystem.physmem.bytesWritten 0 # Total number of bytes written to DRAM 4311507SCurtis.Dunham@arm.comsystem.physmem.bytesReadSys 5415488 # Total read bytes from the system interface side 4411507SCurtis.Dunham@arm.comsystem.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side 4511507SCurtis.Dunham@arm.comsystem.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue 4611507SCurtis.Dunham@arm.comsystem.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 4711507SCurtis.Dunham@arm.comsystem.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 4811507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::0 956 # Per bank write bursts 4911507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::1 811 # Per bank write bursts 5011507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::2 834 # Per bank write bursts 5111507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::3 2907 # Per bank write bursts 5211507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::4 10637 # Per bank write bursts 5311507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::5 59817 # Per bank write bursts 5411507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::6 152 # Per bank write bursts 5511507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::7 259 # Per bank write bursts 5611507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::8 225 # Per bank write bursts 5711507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::9 303 # Per bank write bursts 5811507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::10 3870 # Per bank write bursts 5911507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::11 811 # Per bank write bursts 6011507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::12 1141 # Per bank write bursts 6111507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::13 693 # Per bank write bursts 6211507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::14 638 # Per bank write bursts 6311507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::15 563 # Per bank write bursts 6411507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::0 0 # Per bank write bursts 6511507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::1 0 # Per bank write bursts 6611507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::2 0 # Per bank write bursts 6711507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::3 0 # Per bank write bursts 6811507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::4 0 # Per bank write bursts 6911507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::5 0 # Per bank write bursts 7011507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::6 0 # Per bank write bursts 7111507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::7 0 # Per bank write bursts 7211507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::8 0 # Per bank write bursts 7311507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::9 0 # Per bank write bursts 7411507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::10 0 # Per bank write bursts 7511507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::11 0 # Per bank write bursts 7611507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::12 0 # Per bank write bursts 7711507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::13 0 # Per bank write bursts 7811507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::14 0 # Per bank write bursts 7911507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::15 0 # Per bank write bursts 8011507SCurtis.Dunham@arm.comsystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 8111507SCurtis.Dunham@arm.comsystem.physmem.numWrRetry 0 # Number of times write queue was full causing retry 8211507SCurtis.Dunham@arm.comsystem.physmem.totGap 111753395000 # Total gap between requests 8311507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::0 0 # Read request sizes (log2) 8411507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::1 0 # Read request sizes (log2) 8511507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::2 0 # Read request sizes (log2) 8611507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::3 0 # Read request sizes (log2) 8711507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::4 0 # Read request sizes (log2) 8811507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::5 0 # Read request sizes (log2) 8911507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::6 84617 # Read request sizes (log2) 9011507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::0 0 # Write request sizes (log2) 9111507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::1 0 # Write request sizes (log2) 9211507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::2 0 # Write request sizes (log2) 9311507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::3 0 # Write request sizes (log2) 9411507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::4 0 # Write request sizes (log2) 9511507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::5 0 # Write request sizes (log2) 9611507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::6 0 # Write request sizes (log2) 9711507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::0 64967 # What read queue length does an incoming req see 9811507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::1 17796 # What read queue length does an incoming req see 9911507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::2 465 # What read queue length does an incoming req see 10011507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::3 298 # What read queue length does an incoming req see 10111507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::4 226 # What read queue length does an incoming req see 10211507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::5 208 # What read queue length does an incoming req see 10311507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::6 173 # What read queue length does an incoming req see 10411507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::7 172 # What read queue length does an incoming req see 10511507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::8 172 # What read queue length does an incoming req see 10611507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::9 53 # What read queue length does an incoming req see 10711507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::10 26 # What read queue length does an incoming req see 10811507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::11 21 # What read queue length does an incoming req see 10911507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::12 22 # What read queue length does an incoming req see 11011507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::13 18 # What read queue length does an incoming req see 11111507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 11211507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 11311507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 11411507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 11511507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 11611507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 11711507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 11811507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 11911507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 12011507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 12111507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 12211507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 12311507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 12411507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 12511507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 12611507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 12711507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 12811507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 12911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see 13011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see 13111507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see 13211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see 13311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see 13411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see 13511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see 13611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see 13711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see 13811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see 13911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see 14011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see 14111507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see 14211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see 14311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see 14411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see 14511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see 14611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see 14711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see 14811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see 14911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see 15011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see 15111507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see 15211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see 15311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see 15411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see 15511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see 15611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see 15711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see 15811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see 15911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see 16011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see 16111507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see 16211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see 16311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see 16411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see 16511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see 16611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see 16711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see 16811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see 16911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see 17011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see 17111507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see 17211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see 17311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see 17411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see 17511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see 17611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see 17711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see 17811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see 17911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see 18011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see 18111507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see 18211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see 18311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see 18411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see 18511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see 18611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see 18711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see 18811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see 18911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see 19011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see 19111507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see 19211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see 19311507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::samples 21291 # Bytes accessed per row activation 19411507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::mean 254.217463 # Bytes accessed per row activation 19511507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::gmean 213.921670 # Bytes accessed per row activation 19611507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::stdev 155.515771 # Bytes accessed per row activation 19711507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::0-127 2572 12.08% 12.08% # Bytes accessed per row activation 19811507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::128-255 7102 33.36% 45.44% # Bytes accessed per row activation 19911507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::256-383 8141 38.24% 83.67% # Bytes accessed per row activation 20011507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::384-511 1445 6.79% 90.46% # Bytes accessed per row activation 20111507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::512-639 1060 4.98% 95.44% # Bytes accessed per row activation 20211507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::640-767 699 3.28% 98.72% # Bytes accessed per row activation 20311507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::768-895 33 0.15% 98.88% # Bytes accessed per row activation 20411507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::896-1023 27 0.13% 99.00% # Bytes accessed per row activation 20511507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::1024-1151 212 1.00% 100.00% # Bytes accessed per row activation 20611507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::total 21291 # Bytes accessed per row activation 20711507SCurtis.Dunham@arm.comsystem.physmem.totQLat 818886094 # Total ticks spent queuing 20811507SCurtis.Dunham@arm.comsystem.physmem.totMemAccLat 2405454844 # Total ticks spent from burst creation until serviced by the DRAM 20911507SCurtis.Dunham@arm.comsystem.physmem.totBusLat 423085000 # Total ticks spent in databus transfers 21011507SCurtis.Dunham@arm.comsystem.physmem.avgQLat 9677.56 # Average queueing delay per DRAM burst 21111507SCurtis.Dunham@arm.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 21211507SCurtis.Dunham@arm.comsystem.physmem.avgMemAccLat 28427.56 # Average memory access latency per DRAM burst 21311507SCurtis.Dunham@arm.comsystem.physmem.avgRdBW 48.46 # Average DRAM read bandwidth in MiByte/s 21411507SCurtis.Dunham@arm.comsystem.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s 21511507SCurtis.Dunham@arm.comsystem.physmem.avgRdBWSys 48.46 # Average system read bandwidth in MiByte/s 21611507SCurtis.Dunham@arm.comsystem.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s 21711507SCurtis.Dunham@arm.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 21811507SCurtis.Dunham@arm.comsystem.physmem.busUtil 0.38 # Data bus utilization in percentage 21911507SCurtis.Dunham@arm.comsystem.physmem.busUtilRead 0.38 # Data bus utilization in percentage for reads 22011507SCurtis.Dunham@arm.comsystem.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes 22111507SCurtis.Dunham@arm.comsystem.physmem.avgRdQLen 1.36 # Average read queue length when enqueuing 22211507SCurtis.Dunham@arm.comsystem.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing 22311507SCurtis.Dunham@arm.comsystem.physmem.readRowHits 63316 # Number of row buffer hits during reads 22411507SCurtis.Dunham@arm.comsystem.physmem.writeRowHits 0 # Number of row buffer hits during writes 22511507SCurtis.Dunham@arm.comsystem.physmem.readRowHitRate 74.83 # Row buffer hit rate for reads 22611507SCurtis.Dunham@arm.comsystem.physmem.writeRowHitRate nan # Row buffer hit rate for writes 22711507SCurtis.Dunham@arm.comsystem.physmem.avgGap 1320696.73 # Average gap between requests 22811507SCurtis.Dunham@arm.comsystem.physmem.pageHitRate 74.83 # Row buffer hit rate, read and write combined 22911507SCurtis.Dunham@arm.comsystem.physmem_0.actEnergy 137093040 # Energy for activate commands per rank (pJ) 23011507SCurtis.Dunham@arm.comsystem.physmem_0.preEnergy 74802750 # Energy for precharge commands per rank (pJ) 23111507SCurtis.Dunham@arm.comsystem.physmem_0.readEnergy 595467600 # Energy for read commands per rank (pJ) 23211507SCurtis.Dunham@arm.comsystem.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) 23311507SCurtis.Dunham@arm.comsystem.physmem_0.refreshEnergy 7298853120 # Energy for refresh commands per rank (pJ) 23411507SCurtis.Dunham@arm.comsystem.physmem_0.actBackEnergy 61580578995 # Energy for active background per rank (pJ) 23511507SCurtis.Dunham@arm.comsystem.physmem_0.preBackEnergy 13031079750 # Energy for precharge background per rank (pJ) 23611507SCurtis.Dunham@arm.comsystem.physmem_0.totalEnergy 82717875255 # Total energy per rank (pJ) 23711507SCurtis.Dunham@arm.comsystem.physmem_0.averagePower 740.214288 # Core power per rank (mW) 23811507SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::IDLE 21327892271 # Time in different power states 23911507SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::REF 3731520000 # Time in different power states 24011507SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states 24111507SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::ACT 86689152979 # Time in different power states 24211507SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states 24311507SCurtis.Dunham@arm.comsystem.physmem_1.actEnergy 23821560 # Energy for activate commands per rank (pJ) 24411507SCurtis.Dunham@arm.comsystem.physmem_1.preEnergy 12997875 # Energy for precharge commands per rank (pJ) 24511507SCurtis.Dunham@arm.comsystem.physmem_1.readEnergy 64092600 # Energy for read commands per rank (pJ) 24611507SCurtis.Dunham@arm.comsystem.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) 24711507SCurtis.Dunham@arm.comsystem.physmem_1.refreshEnergy 7298853120 # Energy for refresh commands per rank (pJ) 24811507SCurtis.Dunham@arm.comsystem.physmem_1.actBackEnergy 10878672015 # Energy for active background per rank (pJ) 24911507SCurtis.Dunham@arm.comsystem.physmem_1.preBackEnergy 57506417250 # Energy for precharge background per rank (pJ) 25011507SCurtis.Dunham@arm.comsystem.physmem_1.totalEnergy 75784854420 # Total energy per rank (pJ) 25111507SCurtis.Dunham@arm.comsystem.physmem_1.averagePower 678.173227 # Core power per rank (mW) 25211507SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::IDLE 95612479879 # Time in different power states 25311507SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::REF 3731520000 # Time in different power states 25411507SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states 25511507SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::ACT 12405217621 # Time in different power states 25611507SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states 25711507SCurtis.Dunham@arm.comsystem.cpu.branchPred.lookups 35971731 # Number of BP lookups 25811507SCurtis.Dunham@arm.comsystem.cpu.branchPred.condPredicted 19265386 # Number of conditional branches predicted 25911507SCurtis.Dunham@arm.comsystem.cpu.branchPred.condIncorrect 984189 # Number of conditional branches incorrect 26011507SCurtis.Dunham@arm.comsystem.cpu.branchPred.BTBLookups 17894968 # Number of BTB lookups 26111507SCurtis.Dunham@arm.comsystem.cpu.branchPred.BTBHits 13923402 # Number of BTB hits 26211507SCurtis.Dunham@arm.comsystem.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 26311507SCurtis.Dunham@arm.comsystem.cpu.branchPred.BTBHitPct 77.806241 # BTB Hit Percentage 26411507SCurtis.Dunham@arm.comsystem.cpu.branchPred.usedRAS 6951964 # Number of times the RAS was used to get a target. 26511507SCurtis.Dunham@arm.comsystem.cpu.branchPred.RASInCorrect 4431 # Number of incorrect RAS predictions. 26611507SCurtis.Dunham@arm.comsystem.cpu.branchPred.indirectLookups 2517343 # Number of indirect predictor lookups. 26711507SCurtis.Dunham@arm.comsystem.cpu.branchPred.indirectHits 2473442 # Number of indirect target hits. 26811507SCurtis.Dunham@arm.comsystem.cpu.branchPred.indirectMisses 43901 # Number of indirect misses. 26911507SCurtis.Dunham@arm.comsystem.cpu.branchPredindirectMispredicted 128855 # Number of mispredicted indirect branches. 27011507SCurtis.Dunham@arm.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 27111507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 27211507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 27311507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 27411507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 27511507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 27611507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 27711507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 27811507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 27911507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 28011507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 28111507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 28211507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 28311507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 28411507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 28511507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 28611507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 28711507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 28811507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 28911507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 29011507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 29111507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 29211507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 29311507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 29411507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 29511507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 29611507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 29711507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 29811507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 29911507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 30011507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walks 0 # Table walker walks requested 30111507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 30211507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 30311507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 30411507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 30511507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 30611507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 30711507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 30811507SCurtis.Dunham@arm.comsystem.cpu.dtb.inst_hits 0 # ITB inst hits 30911507SCurtis.Dunham@arm.comsystem.cpu.dtb.inst_misses 0 # ITB inst misses 31011507SCurtis.Dunham@arm.comsystem.cpu.dtb.read_hits 0 # DTB read hits 31111507SCurtis.Dunham@arm.comsystem.cpu.dtb.read_misses 0 # DTB read misses 31211507SCurtis.Dunham@arm.comsystem.cpu.dtb.write_hits 0 # DTB write hits 31311507SCurtis.Dunham@arm.comsystem.cpu.dtb.write_misses 0 # DTB write misses 31411507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed 31511507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 31611507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 31711507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 31811507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB 31911507SCurtis.Dunham@arm.comsystem.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 32011507SCurtis.Dunham@arm.comsystem.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch 32111507SCurtis.Dunham@arm.comsystem.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 32211507SCurtis.Dunham@arm.comsystem.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions 32311507SCurtis.Dunham@arm.comsystem.cpu.dtb.read_accesses 0 # DTB read accesses 32411507SCurtis.Dunham@arm.comsystem.cpu.dtb.write_accesses 0 # DTB write accesses 32511507SCurtis.Dunham@arm.comsystem.cpu.dtb.inst_accesses 0 # ITB inst accesses 32611507SCurtis.Dunham@arm.comsystem.cpu.dtb.hits 0 # DTB hits 32711507SCurtis.Dunham@arm.comsystem.cpu.dtb.misses 0 # DTB misses 32811507SCurtis.Dunham@arm.comsystem.cpu.dtb.accesses 0 # DTB accesses 32911507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 33011507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 33111507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 33211507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 33311507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 33411507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 33511507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 33611507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 33711507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 33811507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 33911507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 34011507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 34111507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 34211507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 34311507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 34411507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 34511507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 34611507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 34711507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 34811507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 34911507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 35011507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 35111507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 35211507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 35311507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 35411507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 35511507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits 35611507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses 35711507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 35811507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walks 0 # Table walker walks requested 35911507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 36011507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 36111507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 36211507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 36311507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 36411507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 36511507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 36611507SCurtis.Dunham@arm.comsystem.cpu.itb.inst_hits 0 # ITB inst hits 36711507SCurtis.Dunham@arm.comsystem.cpu.itb.inst_misses 0 # ITB inst misses 36811507SCurtis.Dunham@arm.comsystem.cpu.itb.read_hits 0 # DTB read hits 36911507SCurtis.Dunham@arm.comsystem.cpu.itb.read_misses 0 # DTB read misses 37011507SCurtis.Dunham@arm.comsystem.cpu.itb.write_hits 0 # DTB write hits 37111507SCurtis.Dunham@arm.comsystem.cpu.itb.write_misses 0 # DTB write misses 37211507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed 37311507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 37411507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 37511507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 37611507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB 37711507SCurtis.Dunham@arm.comsystem.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 37811507SCurtis.Dunham@arm.comsystem.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 37911507SCurtis.Dunham@arm.comsystem.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 38011507SCurtis.Dunham@arm.comsystem.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 38111507SCurtis.Dunham@arm.comsystem.cpu.itb.read_accesses 0 # DTB read accesses 38211507SCurtis.Dunham@arm.comsystem.cpu.itb.write_accesses 0 # DTB write accesses 38311507SCurtis.Dunham@arm.comsystem.cpu.itb.inst_accesses 0 # ITB inst accesses 38411507SCurtis.Dunham@arm.comsystem.cpu.itb.hits 0 # DTB hits 38511507SCurtis.Dunham@arm.comsystem.cpu.itb.misses 0 # DTB misses 38611507SCurtis.Dunham@arm.comsystem.cpu.itb.accesses 0 # DTB accesses 38711507SCurtis.Dunham@arm.comsystem.cpu.workload.num_syscalls 191 # Number of system calls 38811507SCurtis.Dunham@arm.comsystem.cpu.numCycles 223507108 # number of cpu cycles simulated 38911507SCurtis.Dunham@arm.comsystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 39011507SCurtis.Dunham@arm.comsystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 39111507SCurtis.Dunham@arm.comsystem.cpu.fetch.icacheStallCycles 12083599 # Number of cycles fetch is stalled on an Icache miss 39211507SCurtis.Dunham@arm.comsystem.cpu.fetch.Insts 309381854 # Number of instructions fetch has processed 39311507SCurtis.Dunham@arm.comsystem.cpu.fetch.Branches 35971731 # Number of branches that fetch encountered 39411507SCurtis.Dunham@arm.comsystem.cpu.fetch.predictedBranches 23348808 # Number of branches that fetch has predicted taken 39511507SCurtis.Dunham@arm.comsystem.cpu.fetch.Cycles 209499863 # Number of cycles fetch has run and was not squashing or blocked 39611507SCurtis.Dunham@arm.comsystem.cpu.fetch.SquashCycles 1989645 # Number of cycles fetch has spent squashing 39711507SCurtis.Dunham@arm.comsystem.cpu.fetch.MiscStallCycles 1258 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 39811507SCurtis.Dunham@arm.comsystem.cpu.fetch.PendingTrapStallCycles 93 # Number of stall cycles due to pending traps 39911507SCurtis.Dunham@arm.comsystem.cpu.fetch.IcacheWaitRetryStallCycles 2666 # Number of stall cycles due to full MSHR 40011507SCurtis.Dunham@arm.comsystem.cpu.fetch.CacheLines 82203342 # Number of cache lines fetched 40111507SCurtis.Dunham@arm.comsystem.cpu.fetch.IcacheSquashes 33398 # Number of outstanding Icache misses that were squashed 40211507SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::samples 222582301 # Number of instructions fetched each cycle (Total) 40311507SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::mean 1.671920 # Number of instructions fetched each cycle (Total) 40411507SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::stdev 1.267628 # Number of instructions fetched each cycle (Total) 40511507SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 40611507SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::0 62373241 28.02% 28.02% # Number of instructions fetched each cycle (Total) 40711507SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::1 40203334 18.06% 46.08% # Number of instructions fetched each cycle (Total) 40811507SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::2 28080746 12.62% 58.70% # Number of instructions fetched each cycle (Total) 40911507SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::3 91924980 41.30% 100.00% # Number of instructions fetched each cycle (Total) 41011507SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 41111507SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 41211507SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total) 41311507SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::total 222582301 # Number of instructions fetched each cycle (Total) 41411507SCurtis.Dunham@arm.comsystem.cpu.fetch.branchRate 0.160942 # Number of branch fetches per cycle 41511507SCurtis.Dunham@arm.comsystem.cpu.fetch.rate 1.384215 # Number of inst fetches per cycle 41611507SCurtis.Dunham@arm.comsystem.cpu.decode.IdleCycles 26238985 # Number of cycles decode is idle 41711507SCurtis.Dunham@arm.comsystem.cpu.decode.BlockedCycles 73050782 # Number of cycles decode is blocked 41811507SCurtis.Dunham@arm.comsystem.cpu.decode.RunCycles 98117127 # Number of cycles decode is running 41911507SCurtis.Dunham@arm.comsystem.cpu.decode.UnblockCycles 24314460 # Number of cycles decode is unblocking 42011507SCurtis.Dunham@arm.comsystem.cpu.decode.SquashCycles 860947 # Number of cycles decode is squashing 42111507SCurtis.Dunham@arm.comsystem.cpu.decode.BranchResolved 6686817 # Number of times decode resolved a branch 42211507SCurtis.Dunham@arm.comsystem.cpu.decode.BranchMispred 134221 # Number of times decode detected a branch misprediction 42311507SCurtis.Dunham@arm.comsystem.cpu.decode.DecodedInsts 348541423 # Number of instructions handled by decode 42411507SCurtis.Dunham@arm.comsystem.cpu.decode.SquashedInsts 3410145 # Number of squashed instructions handled by decode 42511507SCurtis.Dunham@arm.comsystem.cpu.rename.SquashCycles 860947 # Number of cycles rename is squashing 42611507SCurtis.Dunham@arm.comsystem.cpu.rename.IdleCycles 42548430 # Number of cycles rename is idle 42711507SCurtis.Dunham@arm.comsystem.cpu.rename.BlockCycles 23450678 # Number of cycles rename is blocking 42811507SCurtis.Dunham@arm.comsystem.cpu.rename.serializeStallCycles 285531 # count of cycles rename stalled for serializing inst 42911507SCurtis.Dunham@arm.comsystem.cpu.rename.RunCycles 105165670 # Number of cycles rename is running 43011507SCurtis.Dunham@arm.comsystem.cpu.rename.UnblockCycles 50271045 # Number of cycles rename is unblocking 43111507SCurtis.Dunham@arm.comsystem.cpu.rename.RenamedInsts 344601348 # Number of instructions processed by rename 43211507SCurtis.Dunham@arm.comsystem.cpu.rename.SquashedInsts 1453656 # Number of squashed instructions processed by rename 43311507SCurtis.Dunham@arm.comsystem.cpu.rename.ROBFullEvents 7084396 # Number of times rename has blocked due to ROB full 43411507SCurtis.Dunham@arm.comsystem.cpu.rename.IQFullEvents 85832 # Number of times rename has blocked due to IQ full 43511507SCurtis.Dunham@arm.comsystem.cpu.rename.LQFullEvents 7483674 # Number of times rename has blocked due to LQ full 43611507SCurtis.Dunham@arm.comsystem.cpu.rename.SQFullEvents 23725025 # Number of times rename has blocked due to SQ full 43711507SCurtis.Dunham@arm.comsystem.cpu.rename.FullRegisterEvents 3279176 # Number of times there has been no free registers 43811507SCurtis.Dunham@arm.comsystem.cpu.rename.RenamedOperands 394880845 # Number of destination operands rename has renamed 43911507SCurtis.Dunham@arm.comsystem.cpu.rename.RenameLookups 2465405554 # Number of register rename lookups that rename has made 44011507SCurtis.Dunham@arm.comsystem.cpu.rename.int_rename_lookups 335914250 # Number of integer rename lookups 44111507SCurtis.Dunham@arm.comsystem.cpu.rename.fp_rename_lookups 192916662 # Number of floating rename lookups 44211507SCurtis.Dunham@arm.comsystem.cpu.rename.CommittedMaps 372230051 # Number of HB maps that are committed 44311507SCurtis.Dunham@arm.comsystem.cpu.rename.UndoneMaps 22650794 # Number of HB maps that are undone due to squashing 44411507SCurtis.Dunham@arm.comsystem.cpu.rename.serializingInsts 11588 # count of serializing insts renamed 44511507SCurtis.Dunham@arm.comsystem.cpu.rename.tempSerializingInsts 11554 # count of temporary serializing insts renamed 44611507SCurtis.Dunham@arm.comsystem.cpu.rename.skidInsts 57533645 # count of insts added to the skid buffer 44711507SCurtis.Dunham@arm.comsystem.cpu.memDep0.insertedLoads 89989968 # Number of loads inserted to the mem dependence unit. 44811507SCurtis.Dunham@arm.comsystem.cpu.memDep0.insertedStores 84391268 # Number of stores inserted to the mem dependence unit. 44911507SCurtis.Dunham@arm.comsystem.cpu.memDep0.conflictingLoads 1975718 # Number of conflicting loads. 45011507SCurtis.Dunham@arm.comsystem.cpu.memDep0.conflictingStores 1902358 # Number of conflicting stores. 45111507SCurtis.Dunham@arm.comsystem.cpu.iq.iqInstsAdded 343283622 # Number of instructions added to the IQ (excludes non-spec) 45211507SCurtis.Dunham@arm.comsystem.cpu.iq.iqNonSpecInstsAdded 22608 # Number of non-speculative instructions added to the IQ 45311507SCurtis.Dunham@arm.comsystem.cpu.iq.iqInstsIssued 339469619 # Number of instructions issued 45411507SCurtis.Dunham@arm.comsystem.cpu.iq.iqSquashedInstsIssued 966789 # Number of squashed instructions issued 45511507SCurtis.Dunham@arm.comsystem.cpu.iq.iqSquashedInstsExamined 15494628 # Number of squashed instructions iterated over during squash; mainly for profiling 45611507SCurtis.Dunham@arm.comsystem.cpu.iq.iqSquashedOperandsExamined 40533427 # Number of squashed operands that are examined and possibly removed from graph 45711507SCurtis.Dunham@arm.comsystem.cpu.iq.iqSquashedNonSpecRemoved 488 # Number of squashed non-spec instructions that were removed 45811507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::samples 222582301 # Number of insts issued each cycle 45911507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::mean 1.525142 # Number of insts issued each cycle 46011507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::stdev 1.109331 # Number of insts issued each cycle 46111507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 46211507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::0 42440680 19.07% 19.07% # Number of insts issued each cycle 46311507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::1 76122495 34.20% 53.27% # Number of insts issued each cycle 46411507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::2 59389973 26.68% 79.95% # Number of insts issued each cycle 46511507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::3 34692267 15.59% 95.54% # Number of insts issued each cycle 46611507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::4 9226095 4.15% 99.68% # Number of insts issued each cycle 46711507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::5 678749 0.30% 99.99% # Number of insts issued each cycle 46811507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::6 32042 0.01% 100.00% # Number of insts issued each cycle 46911507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle 47011507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle 47111507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 47211507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 47311507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::max_value 6 # Number of insts issued each cycle 47411507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::total 222582301 # Number of insts issued each cycle 47511507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 47611507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::IntAlu 9228112 7.75% 7.75% # attempts to use FU when none available 47711507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::IntMult 7358 0.01% 7.75% # attempts to use FU when none available 47811507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::IntDiv 0 0.00% 7.75% # attempts to use FU when none available 47911507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::FloatAdd 0 0.00% 7.75% # attempts to use FU when none available 48011507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::FloatCmp 0 0.00% 7.75% # attempts to use FU when none available 48111507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::FloatCvt 0 0.00% 7.75% # attempts to use FU when none available 48211507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::FloatMult 0 0.00% 7.75% # attempts to use FU when none available 48311507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::FloatDiv 0 0.00% 7.75% # attempts to use FU when none available 48411507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::FloatSqrt 0 0.00% 7.75% # attempts to use FU when none available 48511507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdAdd 0 0.00% 7.75% # attempts to use FU when none available 48611507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdAddAcc 0 0.00% 7.75% # attempts to use FU when none available 48711507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdAlu 0 0.00% 7.75% # attempts to use FU when none available 48811507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdCmp 0 0.00% 7.75% # attempts to use FU when none available 48911507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdCvt 0 0.00% 7.75% # attempts to use FU when none available 49011507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdMisc 0 0.00% 7.75% # attempts to use FU when none available 49111507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdMult 0 0.00% 7.75% # attempts to use FU when none available 49211507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdMultAcc 0 0.00% 7.75% # attempts to use FU when none available 49311507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdShift 0 0.00% 7.75% # attempts to use FU when none available 49411507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 7.75% # attempts to use FU when none available 49511507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdSqrt 0 0.00% 7.75% # attempts to use FU when none available 49611507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatAdd 237798 0.20% 7.95% # attempts to use FU when none available 49711507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 7.95% # attempts to use FU when none available 49811507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatCmp 147681 0.12% 8.08% # attempts to use FU when none available 49911507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatCvt 70485 0.06% 8.14% # attempts to use FU when none available 50011507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatDiv 67886 0.06% 8.19% # attempts to use FU when none available 50111507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatMisc 638269 0.54% 8.73% # attempts to use FU when none available 50211507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatMult 297789 0.25% 8.98% # attempts to use FU when none available 50311507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatMultAcc 542439 0.46% 9.44% # attempts to use FU when none available 50411507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 9.44% # attempts to use FU when none available 50511507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::MemRead 51542568 43.28% 52.71% # attempts to use FU when none available 50611507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::MemWrite 56315471 47.29% 100.00% # attempts to use FU when none available 50711507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 50811507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 50911507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued 51011507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::IntAlu 108184507 31.87% 31.87% # Type of FU issued 51111507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::IntMult 2148145 0.63% 32.50% # Type of FU issued 51211507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::IntDiv 0 0.00% 32.50% # Type of FU issued 51311507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::FloatAdd 0 0.00% 32.50% # Type of FU issued 51411507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::FloatCmp 0 0.00% 32.50% # Type of FU issued 51511507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::FloatCvt 0 0.00% 32.50% # Type of FU issued 51611507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::FloatMult 0 0.00% 32.50% # Type of FU issued 51711507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::FloatDiv 0 0.00% 32.50% # Type of FU issued 51811507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 32.50% # Type of FU issued 51911507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdAdd 0 0.00% 32.50% # Type of FU issued 52011507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 32.50% # Type of FU issued 52111507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdAlu 0 0.00% 32.50% # Type of FU issued 52211507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdCmp 0 0.00% 32.50% # Type of FU issued 52311507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdCvt 0 0.00% 32.50% # Type of FU issued 52411507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdMisc 0 0.00% 32.50% # Type of FU issued 52511507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdMult 0 0.00% 32.50% # Type of FU issued 52611507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 32.50% # Type of FU issued 52711507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdShift 0 0.00% 32.50% # Type of FU issued 52811507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 32.50% # Type of FU issued 52911507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 32.50% # Type of FU issued 53011507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAdd 6792731 2.00% 34.50% # Type of FU issued 53111507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 34.50% # Type of FU issued 53211507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCmp 8635726 2.54% 37.05% # Type of FU issued 53311507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCvt 3210403 0.95% 37.99% # Type of FU issued 53411507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdFloatDiv 1592905 0.47% 38.46% # Type of FU issued 53511507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMisc 20864008 6.15% 44.61% # Type of FU issued 53611507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMult 7178651 2.11% 46.72% # Type of FU issued 53711507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMultAcc 7141492 2.10% 48.83% # Type of FU issued 53811507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdFloatSqrt 175295 0.05% 48.88% # Type of FU issued 53911507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::MemRead 90027492 26.52% 75.40% # Type of FU issued 54011507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::MemWrite 83518264 24.60% 100.00% # Type of FU issued 54111507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 54211507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 54311507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::total 339469619 # Type of FU issued 54411507SCurtis.Dunham@arm.comsystem.cpu.iq.rate 1.518831 # Inst issue rate 54511507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_busy_cnt 119095856 # FU busy when requested 54611507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_busy_rate 0.350829 # FU busy rate (busy events/executed inst) 54711507SCurtis.Dunham@arm.comsystem.cpu.iq.int_inst_queue_reads 738018306 # Number of integer instruction queue reads 54811507SCurtis.Dunham@arm.comsystem.cpu.iq.int_inst_queue_writes 235153924 # Number of integer instruction queue writes 54911507SCurtis.Dunham@arm.comsystem.cpu.iq.int_inst_queue_wakeup_accesses 219171367 # Number of integer instruction queue wakeup accesses 55011507SCurtis.Dunham@arm.comsystem.cpu.iq.fp_inst_queue_reads 283565878 # Number of floating instruction queue reads 55111507SCurtis.Dunham@arm.comsystem.cpu.iq.fp_inst_queue_writes 123658767 # Number of floating instruction queue writes 55211507SCurtis.Dunham@arm.comsystem.cpu.iq.fp_inst_queue_wakeup_accesses 116921576 # Number of floating instruction queue wakeup accesses 55311507SCurtis.Dunham@arm.comsystem.cpu.iq.int_alu_accesses 293614389 # Number of integer alu accesses 55411507SCurtis.Dunham@arm.comsystem.cpu.iq.fp_alu_accesses 164951086 # Number of floating point alu accesses 55511507SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.forwLoads 5389138 # Number of loads that had data forwarded from stores 55611507SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 55711507SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.squashedLoads 4257693 # Number of loads squashed 55811507SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.ignoredResponses 7295 # Number of memory responses ignored because the instruction is squashed 55911507SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.memOrderViolation 11836 # Number of memory ordering violations 56011507SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.squashedStores 2015651 # Number of stores squashed 56111507SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 56211507SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 56311507SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.rescheduledLoads 126905 # Number of loads that were rescheduled 56411507SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.cacheBlocked 613909 # Number of times an access to memory failed due to the cache being blocked 56511507SCurtis.Dunham@arm.comsystem.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 56611507SCurtis.Dunham@arm.comsystem.cpu.iew.iewSquashCycles 860947 # Number of cycles IEW is squashing 56711507SCurtis.Dunham@arm.comsystem.cpu.iew.iewBlockCycles 1344821 # Number of cycles IEW is blocking 56811507SCurtis.Dunham@arm.comsystem.cpu.iew.iewUnblockCycles 736472 # Number of cycles IEW is unblocking 56911507SCurtis.Dunham@arm.comsystem.cpu.iew.iewDispatchedInsts 343307622 # Number of instructions dispatched to IQ 57011507SCurtis.Dunham@arm.comsystem.cpu.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch 57111507SCurtis.Dunham@arm.comsystem.cpu.iew.iewDispLoadInsts 89989968 # Number of dispatched load instructions 57211507SCurtis.Dunham@arm.comsystem.cpu.iew.iewDispStoreInsts 84391268 # Number of dispatched store instructions 57311507SCurtis.Dunham@arm.comsystem.cpu.iew.iewDispNonSpecInsts 11575 # Number of dispatched non-speculative instructions 57411507SCurtis.Dunham@arm.comsystem.cpu.iew.iewIQFullEvents 7371 # Number of times the IQ has become full, causing a stall 57511507SCurtis.Dunham@arm.comsystem.cpu.iew.iewLSQFullEvents 729404 # Number of times the LSQ has become full, causing a stall 57611507SCurtis.Dunham@arm.comsystem.cpu.iew.memOrderViolationEvents 11836 # Number of memory order violations 57711507SCurtis.Dunham@arm.comsystem.cpu.iew.predictedTakenIncorrect 437891 # Number of branches that were predicted taken incorrectly 57811507SCurtis.Dunham@arm.comsystem.cpu.iew.predictedNotTakenIncorrect 454375 # Number of branches that were predicted not taken incorrectly 57911507SCurtis.Dunham@arm.comsystem.cpu.iew.branchMispredicts 892266 # Number of branch mispredicts detected at execute 58011507SCurtis.Dunham@arm.comsystem.cpu.iew.iewExecutedInsts 337441545 # Number of executed instructions 58111507SCurtis.Dunham@arm.comsystem.cpu.iew.iewExecLoadInsts 89439870 # Number of load instructions executed 58211507SCurtis.Dunham@arm.comsystem.cpu.iew.iewExecSquashedInsts 2028074 # Number of squashed instructions skipped in execute 58311507SCurtis.Dunham@arm.comsystem.cpu.iew.exec_swp 0 # number of swp insts executed 58411507SCurtis.Dunham@arm.comsystem.cpu.iew.exec_nop 1392 # number of nop insts executed 58511507SCurtis.Dunham@arm.comsystem.cpu.iew.exec_refs 172567373 # number of memory reference insts executed 58611507SCurtis.Dunham@arm.comsystem.cpu.iew.exec_branches 31555849 # Number of branches executed 58711507SCurtis.Dunham@arm.comsystem.cpu.iew.exec_stores 83127503 # Number of stores executed 58811507SCurtis.Dunham@arm.comsystem.cpu.iew.exec_rate 1.509758 # Inst execution rate 58911507SCurtis.Dunham@arm.comsystem.cpu.iew.wb_sent 336239137 # cumulative count of insts sent to commit 59011507SCurtis.Dunham@arm.comsystem.cpu.iew.wb_count 336092943 # cumulative count of insts written-back 59111507SCurtis.Dunham@arm.comsystem.cpu.iew.wb_producers 151867680 # num instructions producing a value 59211507SCurtis.Dunham@arm.comsystem.cpu.iew.wb_consumers 263704827 # num instructions consuming a value 59311507SCurtis.Dunham@arm.comsystem.cpu.iew.wb_rate 1.503724 # insts written-back per cycle 59411507SCurtis.Dunham@arm.comsystem.cpu.iew.wb_fanout 0.575900 # average fanout of values written-back 59511507SCurtis.Dunham@arm.comsystem.cpu.commit.commitSquashedInsts 14172678 # The number of squashed insts skipped by commit 59611507SCurtis.Dunham@arm.comsystem.cpu.commit.commitNonSpecStalls 22120 # The number of times commit has been forced to stall to communicate backwards 59711507SCurtis.Dunham@arm.comsystem.cpu.commit.branchMispredicts 850314 # The number of times a branch was mispredicted 59811507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::samples 220392023 # Number of insts commited each cycle 59911507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::mean 1.487405 # Number of insts commited each cycle 60011507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::stdev 2.078236 # Number of insts commited each cycle 60111507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 60211507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::0 89247998 40.50% 40.50% # Number of insts commited each cycle 60311507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::1 67546822 30.65% 71.14% # Number of insts commited each cycle 60411507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::2 20918501 9.49% 80.64% # Number of insts commited each cycle 60511507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::3 13253983 6.01% 86.65% # Number of insts commited each cycle 60611507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::4 8642695 3.92% 90.57% # Number of insts commited each cycle 60711507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::5 4496391 2.04% 92.61% # Number of insts commited each cycle 60811507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::6 3033426 1.38% 93.99% # Number of insts commited each cycle 60911507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::7 2604506 1.18% 95.17% # Number of insts commited each cycle 61011507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::8 10647701 4.83% 100.00% # Number of insts commited each cycle 61111507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 61211507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 61311507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 61411507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::total 220392023 # Number of insts commited each cycle 61511507SCurtis.Dunham@arm.comsystem.cpu.commit.committedInsts 273037832 # Number of instructions committed 61611507SCurtis.Dunham@arm.comsystem.cpu.commit.committedOps 327812214 # Number of ops (including micro ops) committed 61711507SCurtis.Dunham@arm.comsystem.cpu.commit.swp_count 0 # Number of s/w prefetches committed 61811507SCurtis.Dunham@arm.comsystem.cpu.commit.refs 168107892 # Number of memory references committed 61911507SCurtis.Dunham@arm.comsystem.cpu.commit.loads 85732275 # Number of loads committed 62011507SCurtis.Dunham@arm.comsystem.cpu.commit.membars 11033 # Number of memory barriers committed 62111507SCurtis.Dunham@arm.comsystem.cpu.commit.branches 30563526 # Number of branches committed 62211507SCurtis.Dunham@arm.comsystem.cpu.commit.fp_insts 114216705 # Number of committed floating point instructions. 62311507SCurtis.Dunham@arm.comsystem.cpu.commit.int_insts 258331704 # Number of committed integer instructions. 62411507SCurtis.Dunham@arm.comsystem.cpu.commit.function_calls 6225114 # Number of function calls committed. 62511507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction 62611507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::IntAlu 104312487 31.82% 31.82% # Class of committed instruction 62711507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::IntMult 2145917 0.65% 32.48% # Class of committed instruction 62811507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::IntDiv 0 0.00% 32.48% # Class of committed instruction 62911507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::FloatAdd 0 0.00% 32.48% # Class of committed instruction 63011507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::FloatCmp 0 0.00% 32.48% # Class of committed instruction 63111507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::FloatCvt 0 0.00% 32.48% # Class of committed instruction 63211507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::FloatMult 0 0.00% 32.48% # Class of committed instruction 63311507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::FloatDiv 0 0.00% 32.48% # Class of committed instruction 63411507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::FloatSqrt 0 0.00% 32.48% # Class of committed instruction 63511507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdAdd 0 0.00% 32.48% # Class of committed instruction 63611507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 32.48% # Class of committed instruction 63711507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdAlu 0 0.00% 32.48% # Class of committed instruction 63811507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdCmp 0 0.00% 32.48% # Class of committed instruction 63911507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdCvt 0 0.00% 32.48% # Class of committed instruction 64011507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdMisc 0 0.00% 32.48% # Class of committed instruction 64111507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdMult 0 0.00% 32.48% # Class of committed instruction 64211507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 32.48% # Class of committed instruction 64311507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdShift 0 0.00% 32.48% # Class of committed instruction 64411507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 32.48% # Class of committed instruction 64511507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdSqrt 0 0.00% 32.48% # Class of committed instruction 64611507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdFloatAdd 6594343 2.01% 34.49% # Class of committed instruction 64711507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 34.49% # Class of committed instruction 64811507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdFloatCmp 7943502 2.42% 36.91% # Class of committed instruction 64911507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdFloatCvt 3118180 0.95% 37.86% # Class of committed instruction 65011507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdFloatDiv 1563217 0.48% 38.34% # Class of committed instruction 65111507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdFloatMisc 19652356 6.00% 44.33% # Class of committed instruction 65211507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdFloatMult 7136937 2.18% 46.51% # Class of committed instruction 65311507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdFloatMultAcc 7062098 2.15% 48.66% # Class of committed instruction 65411507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdFloatSqrt 175285 0.05% 48.72% # Class of committed instruction 65511507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::MemRead 85732275 26.15% 74.87% # Class of committed instruction 65611507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::MemWrite 82375617 25.13% 100.00% # Class of committed instruction 65711507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 65811507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 65911507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::total 327812214 # Class of committed instruction 66011507SCurtis.Dunham@arm.comsystem.cpu.commit.bw_lim_events 10647701 # number cycles where commit BW limit reached 66111507SCurtis.Dunham@arm.comsystem.cpu.rob.rob_reads 551726691 # The number of ROB reads 66211507SCurtis.Dunham@arm.comsystem.cpu.rob.rob_writes 686162246 # The number of ROB writes 66311507SCurtis.Dunham@arm.comsystem.cpu.timesIdled 18335 # Number of times that the entire CPU went into an idle state and unscheduled itself 66411507SCurtis.Dunham@arm.comsystem.cpu.idleCycles 924807 # Total number of cycles that the CPU has spent unscheduled due to idling 66511507SCurtis.Dunham@arm.comsystem.cpu.committedInsts 273037220 # Number of Instructions Simulated 66611507SCurtis.Dunham@arm.comsystem.cpu.committedOps 327811602 # Number of Ops (including micro ops) Simulated 66711507SCurtis.Dunham@arm.comsystem.cpu.cpi 0.818596 # CPI: Cycles Per Instruction 66811507SCurtis.Dunham@arm.comsystem.cpu.cpi_total 0.818596 # CPI: Total CPI of All Threads 66911507SCurtis.Dunham@arm.comsystem.cpu.ipc 1.221604 # IPC: Instructions Per Cycle 67011507SCurtis.Dunham@arm.comsystem.cpu.ipc_total 1.221604 # IPC: Total IPC of All Threads 67111507SCurtis.Dunham@arm.comsystem.cpu.int_regfile_reads 325161919 # number of integer regfile reads 67211507SCurtis.Dunham@arm.comsystem.cpu.int_regfile_writes 134094717 # number of integer regfile writes 67311507SCurtis.Dunham@arm.comsystem.cpu.fp_regfile_reads 186641875 # number of floating regfile reads 67411507SCurtis.Dunham@arm.comsystem.cpu.fp_regfile_writes 131668024 # number of floating regfile writes 67511507SCurtis.Dunham@arm.comsystem.cpu.cc_regfile_reads 1279432977 # number of cc regfile reads 67611507SCurtis.Dunham@arm.comsystem.cpu.cc_regfile_writes 80060950 # number of cc regfile writes 67711507SCurtis.Dunham@arm.comsystem.cpu.misc_regfile_reads 1175447336 # number of misc regfile reads 67811507SCurtis.Dunham@arm.comsystem.cpu.misc_regfile_writes 34421755 # number of misc regfile writes 67911507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.replacements 1542955 # number of replacements 68011507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.tagsinuse 511.836799 # Cycle average of tags in use 68111507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.total_refs 162076726 # Total number of references to valid blocks. 68211507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.sampled_refs 1543467 # Sample count of references to valid blocks. 68311507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.avg_refs 105.008222 # Average number of references to valid blocks. 68411507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.warmup_cycle 85416000 # Cycle when the warmup percentage was hit. 68511507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_blocks::cpu.data 511.836799 # Average occupied blocks per requestor 68611507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_percent::cpu.data 0.999681 # Average percentage of cache occupancy 68711507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_percent::total 0.999681 # Average percentage of cache occupancy 68811507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 68911507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::0 112 # Occupied blocks per task id 69011507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::1 309 # Occupied blocks per task id 69111507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::2 90 # Occupied blocks per task id 69211507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::4 1 # Occupied blocks per task id 69311507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 69411507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.tag_accesses 333528119 # Number of tag accesses 69511507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.data_accesses 333528119 # Number of data accesses 69611507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_hits::cpu.data 81065236 # number of ReadReq hits 69711507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_hits::total 81065236 # number of ReadReq hits 69811507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_hits::cpu.data 80920030 # number of WriteReq hits 69911507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_hits::total 80920030 # number of WriteReq hits 70011507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_hits::cpu.data 69611 # number of SoftPFReq hits 70111507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_hits::total 69611 # number of SoftPFReq hits 70211507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_hits::cpu.data 10906 # number of LoadLockedReq hits 70311507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_hits::total 10906 # number of LoadLockedReq hits 70411507SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_hits::cpu.data 10895 # number of StoreCondReq hits 70511507SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_hits::total 10895 # number of StoreCondReq hits 70611507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_hits::cpu.data 161985266 # number of demand (read+write) hits 70711507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_hits::total 161985266 # number of demand (read+write) hits 70811507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_hits::cpu.data 162054877 # number of overall hits 70911507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_hits::total 162054877 # number of overall hits 71011507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_misses::cpu.data 2782957 # number of ReadReq misses 71111507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_misses::total 2782957 # number of ReadReq misses 71211507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_misses::cpu.data 1132669 # number of WriteReq misses 71311507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_misses::total 1132669 # number of WriteReq misses 71411507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_misses::cpu.data 18 # number of SoftPFReq misses 71511507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_misses::total 18 # number of SoftPFReq misses 71611507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_misses::cpu.data 4 # number of LoadLockedReq misses 71711507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_misses::total 4 # number of LoadLockedReq misses 71811507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_misses::cpu.data 3915626 # number of demand (read+write) misses 71911507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_misses::total 3915626 # number of demand (read+write) misses 72011507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_misses::cpu.data 3915644 # number of overall misses 72111507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_misses::total 3915644 # number of overall misses 72211507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_latency::cpu.data 31092984500 # number of ReadReq miss cycles 72311507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_latency::total 31092984500 # number of ReadReq miss cycles 72411507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_latency::cpu.data 9127104911 # number of WriteReq miss cycles 72511507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_latency::total 9127104911 # number of WriteReq miss cycles 72611507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 182000 # number of LoadLockedReq miss cycles 72711507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_miss_latency::total 182000 # number of LoadLockedReq miss cycles 72811507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_latency::cpu.data 40220089411 # number of demand (read+write) miss cycles 72911507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_latency::total 40220089411 # number of demand (read+write) miss cycles 73011507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_latency::cpu.data 40220089411 # number of overall miss cycles 73111507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_latency::total 40220089411 # number of overall miss cycles 73211507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_accesses::cpu.data 83848193 # number of ReadReq accesses(hits+misses) 73311507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_accesses::total 83848193 # number of ReadReq accesses(hits+misses) 73411507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_accesses::cpu.data 82052699 # number of WriteReq accesses(hits+misses) 73511507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_accesses::total 82052699 # number of WriteReq accesses(hits+misses) 73611507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_accesses::cpu.data 69629 # number of SoftPFReq accesses(hits+misses) 73711507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_accesses::total 69629 # number of SoftPFReq accesses(hits+misses) 73811507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::cpu.data 10910 # number of LoadLockedReq accesses(hits+misses) 73911507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::total 10910 # number of LoadLockedReq accesses(hits+misses) 74011507SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_accesses::cpu.data 10895 # number of StoreCondReq accesses(hits+misses) 74111507SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_accesses::total 10895 # number of StoreCondReq accesses(hits+misses) 74211507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_accesses::cpu.data 165900892 # number of demand (read+write) accesses 74311507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_accesses::total 165900892 # number of demand (read+write) accesses 74411507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_accesses::cpu.data 165970521 # number of overall (read+write) accesses 74511507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_accesses::total 165970521 # number of overall (read+write) accesses 74611507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.033190 # miss rate for ReadReq accesses 74711507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_rate::total 0.033190 # miss rate for ReadReq accesses 74811507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.013804 # miss rate for WriteReq accesses 74911507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_rate::total 0.013804 # miss rate for WriteReq accesses 75011507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.000259 # miss rate for SoftPFReq accesses 75111507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_miss_rate::total 0.000259 # miss rate for SoftPFReq accesses 75211507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000367 # miss rate for LoadLockedReq accesses 75311507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_miss_rate::total 0.000367 # miss rate for LoadLockedReq accesses 75411507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_rate::cpu.data 0.023602 # miss rate for demand accesses 75511507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_rate::total 0.023602 # miss rate for demand accesses 75611507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_rate::cpu.data 0.023592 # miss rate for overall accesses 75711507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_rate::total 0.023592 # miss rate for overall accesses 75811507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 11172.642804 # average ReadReq miss latency 75911507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::total 11172.642804 # average ReadReq miss latency 76011507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 8058.051303 # average WriteReq miss latency 76111507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::total 8058.051303 # average WriteReq miss latency 76211507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 45500 # average LoadLockedReq miss latency 76311507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_avg_miss_latency::total 45500 # average LoadLockedReq miss latency 76411507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_miss_latency::cpu.data 10271.688208 # average overall miss latency 76511507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_miss_latency::total 10271.688208 # average overall miss latency 76611507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_miss_latency::cpu.data 10271.640990 # average overall miss latency 76711507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_miss_latency::total 10271.640990 # average overall miss latency 76811507SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 76911507SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked_cycles::no_targets 1079488 # number of cycles access was blocked 77011507SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 77111507SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked::no_targets 136770 # number of cycles access was blocked 77211507SCurtis.Dunham@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 77311507SCurtis.Dunham@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_targets 7.892725 # average number of cycles each access was blocked 77411507SCurtis.Dunham@arm.comsystem.cpu.dcache.writebacks::writebacks 1542955 # number of writebacks 77511507SCurtis.Dunham@arm.comsystem.cpu.dcache.writebacks::total 1542955 # number of writebacks 77611507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::cpu.data 1460236 # number of ReadReq MSHR hits 77711507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::total 1460236 # number of ReadReq MSHR hits 77811507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::cpu.data 911920 # number of WriteReq MSHR hits 77911507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::total 911920 # number of WriteReq MSHR hits 78011507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 4 # number of LoadLockedReq MSHR hits 78111507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_hits::total 4 # number of LoadLockedReq MSHR hits 78211507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_hits::cpu.data 2372156 # number of demand (read+write) MSHR hits 78311507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_hits::total 2372156 # number of demand (read+write) MSHR hits 78411507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_hits::cpu.data 2372156 # number of overall MSHR hits 78511507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_hits::total 2372156 # number of overall MSHR hits 78611507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 1322721 # number of ReadReq MSHR misses 78711507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::total 1322721 # number of ReadReq MSHR misses 78811507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 220749 # number of WriteReq MSHR misses 78911507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::total 220749 # number of WriteReq MSHR misses 79011507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 11 # number of SoftPFReq MSHR misses 79111507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_misses::total 11 # number of SoftPFReq MSHR misses 79211507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_misses::cpu.data 1543470 # number of demand (read+write) MSHR misses 79311507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_misses::total 1543470 # number of demand (read+write) MSHR misses 79411507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_misses::cpu.data 1543481 # number of overall MSHR misses 79511507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_misses::total 1543481 # number of overall MSHR misses 79611507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 15298451500 # number of ReadReq MSHR miss cycles 79711507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::total 15298451500 # number of ReadReq MSHR miss cycles 79811507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1831859691 # number of WriteReq MSHR miss cycles 79911507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::total 1831859691 # number of WriteReq MSHR miss cycles 80011507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 695500 # number of SoftPFReq MSHR miss cycles 80111507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_latency::total 695500 # number of SoftPFReq MSHR miss cycles 80211507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 17130311191 # number of demand (read+write) MSHR miss cycles 80311507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::total 17130311191 # number of demand (read+write) MSHR miss cycles 80411507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 17131006691 # number of overall MSHR miss cycles 80511507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::total 17131006691 # number of overall MSHR miss cycles 80611507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.015775 # mshr miss rate for ReadReq accesses 80711507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::total 0.015775 # mshr miss rate for ReadReq accesses 80811507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.002690 # mshr miss rate for WriteReq accesses 80911507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::total 0.002690 # mshr miss rate for WriteReq accesses 81011507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.000158 # mshr miss rate for SoftPFReq accesses 81111507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.000158 # mshr miss rate for SoftPFReq accesses 81211507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.009304 # mshr miss rate for demand accesses 81311507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::total 0.009304 # mshr miss rate for demand accesses 81411507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.009300 # mshr miss rate for overall accesses 81511507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::total 0.009300 # mshr miss rate for overall accesses 81611507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11565.894471 # average ReadReq mshr miss latency 81711507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11565.894471 # average ReadReq mshr miss latency 81811507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 8298.382738 # average WriteReq mshr miss latency 81911507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 8298.382738 # average WriteReq mshr miss latency 82011507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 63227.272727 # average SoftPFReq mshr miss latency 82111507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 63227.272727 # average SoftPFReq mshr miss latency 82211507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11098.570877 # average overall mshr miss latency 82311507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::total 11098.570877 # average overall mshr miss latency 82411507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11098.942385 # average overall mshr miss latency 82511507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::total 11098.942385 # average overall mshr miss latency 82611507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.replacements 726201 # number of replacements 82711507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.tagsinuse 511.803602 # Cycle average of tags in use 82811507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.total_refs 81470529 # Total number of references to valid blocks. 82911507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.sampled_refs 726713 # Sample count of references to valid blocks. 83011507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.avg_refs 112.108259 # Average number of references to valid blocks. 83111507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.warmup_cycle 331355500 # Cycle when the warmup percentage was hit. 83211507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_blocks::cpu.inst 511.803602 # Average occupied blocks per requestor 83311507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_percent::cpu.inst 0.999616 # Average percentage of cache occupancy 83411507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_percent::total 0.999616 # Average percentage of cache occupancy 83511507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 83611507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::0 56 # Occupied blocks per task id 83711507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::1 131 # Occupied blocks per task id 83811507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::2 242 # Occupied blocks per task id 83911507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::3 14 # Occupied blocks per task id 84011507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::4 69 # Occupied blocks per task id 84111507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 84211507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.tag_accesses 165133375 # Number of tag accesses 84311507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.data_accesses 165133375 # Number of data accesses 84411507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_hits::cpu.inst 81470529 # number of ReadReq hits 84511507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_hits::total 81470529 # number of ReadReq hits 84611507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_hits::cpu.inst 81470529 # number of demand (read+write) hits 84711507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_hits::total 81470529 # number of demand (read+write) hits 84811507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_hits::cpu.inst 81470529 # number of overall hits 84911507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_hits::total 81470529 # number of overall hits 85011507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_misses::cpu.inst 732796 # number of ReadReq misses 85111507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_misses::total 732796 # number of ReadReq misses 85211507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_misses::cpu.inst 732796 # number of demand (read+write) misses 85311507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_misses::total 732796 # number of demand (read+write) misses 85411507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_misses::cpu.inst 732796 # number of overall misses 85511507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_misses::total 732796 # number of overall misses 85611507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_latency::cpu.inst 6565806949 # number of ReadReq miss cycles 85711507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_latency::total 6565806949 # number of ReadReq miss cycles 85811507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_latency::cpu.inst 6565806949 # number of demand (read+write) miss cycles 85911507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_latency::total 6565806949 # number of demand (read+write) miss cycles 86011507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_latency::cpu.inst 6565806949 # number of overall miss cycles 86111507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_latency::total 6565806949 # number of overall miss cycles 86211507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_accesses::cpu.inst 82203325 # number of ReadReq accesses(hits+misses) 86311507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_accesses::total 82203325 # number of ReadReq accesses(hits+misses) 86411507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_accesses::cpu.inst 82203325 # number of demand (read+write) accesses 86511507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_accesses::total 82203325 # number of demand (read+write) accesses 86611507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_accesses::cpu.inst 82203325 # number of overall (read+write) accesses 86711507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_accesses::total 82203325 # number of overall (read+write) accesses 86811507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.008914 # miss rate for ReadReq accesses 86911507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_rate::total 0.008914 # miss rate for ReadReq accesses 87011507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_rate::cpu.inst 0.008914 # miss rate for demand accesses 87111507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_rate::total 0.008914 # miss rate for demand accesses 87211507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_rate::cpu.inst 0.008914 # miss rate for overall accesses 87311507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_rate::total 0.008914 # miss rate for overall accesses 87411507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 8959.938303 # average ReadReq miss latency 87511507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::total 8959.938303 # average ReadReq miss latency 87611507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_miss_latency::cpu.inst 8959.938303 # average overall miss latency 87711507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_miss_latency::total 8959.938303 # average overall miss latency 87811507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_miss_latency::cpu.inst 8959.938303 # average overall miss latency 87911507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_miss_latency::total 8959.938303 # average overall miss latency 88011507SCurtis.Dunham@arm.comsystem.cpu.icache.blocked_cycles::no_mshrs 64284 # number of cycles access was blocked 88111507SCurtis.Dunham@arm.comsystem.cpu.icache.blocked_cycles::no_targets 94 # number of cycles access was blocked 88211507SCurtis.Dunham@arm.comsystem.cpu.icache.blocked::no_mshrs 3051 # number of cycles access was blocked 88311507SCurtis.Dunham@arm.comsystem.cpu.icache.blocked::no_targets 3 # number of cycles access was blocked 88411507SCurtis.Dunham@arm.comsystem.cpu.icache.avg_blocked_cycles::no_mshrs 21.069813 # average number of cycles each access was blocked 88511507SCurtis.Dunham@arm.comsystem.cpu.icache.avg_blocked_cycles::no_targets 31.333333 # average number of cycles each access was blocked 88611507SCurtis.Dunham@arm.comsystem.cpu.icache.writebacks::writebacks 726201 # number of writebacks 88711507SCurtis.Dunham@arm.comsystem.cpu.icache.writebacks::total 726201 # number of writebacks 88811507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_hits::cpu.inst 6071 # number of ReadReq MSHR hits 88911507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_hits::total 6071 # number of ReadReq MSHR hits 89011507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_hits::cpu.inst 6071 # number of demand (read+write) MSHR hits 89111507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_hits::total 6071 # number of demand (read+write) MSHR hits 89211507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_hits::cpu.inst 6071 # number of overall MSHR hits 89311507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_hits::total 6071 # number of overall MSHR hits 89411507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 726725 # number of ReadReq MSHR misses 89511507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_misses::total 726725 # number of ReadReq MSHR misses 89611507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_misses::cpu.inst 726725 # number of demand (read+write) MSHR misses 89711507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_misses::total 726725 # number of demand (read+write) MSHR misses 89811507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_misses::cpu.inst 726725 # number of overall MSHR misses 89911507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_misses::total 726725 # number of overall MSHR misses 90011507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 6109081458 # number of ReadReq MSHR miss cycles 90111507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::total 6109081458 # number of ReadReq MSHR miss cycles 90211507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 6109081458 # number of demand (read+write) MSHR miss cycles 90311507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_latency::total 6109081458 # number of demand (read+write) MSHR miss cycles 90411507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 6109081458 # number of overall MSHR miss cycles 90511507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_latency::total 6109081458 # number of overall MSHR miss cycles 90611507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.008841 # mshr miss rate for ReadReq accesses 90711507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::total 0.008841 # mshr miss rate for ReadReq accesses 90811507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.008841 # mshr miss rate for demand accesses 90911507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_rate::total 0.008841 # mshr miss rate for demand accesses 91011507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.008841 # mshr miss rate for overall accesses 91111507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_rate::total 0.008841 # mshr miss rate for overall accesses 91211507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 8406.318013 # average ReadReq mshr miss latency 91311507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::total 8406.318013 # average ReadReq mshr miss latency 91411507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 8406.318013 # average overall mshr miss latency 91511507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::total 8406.318013 # average overall mshr miss latency 91611507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 8406.318013 # average overall mshr miss latency 91711507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::total 8406.318013 # average overall mshr miss latency 91811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.prefetcher.num_hwpf_issued 402434 # number of hwpf issued 91911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.prefetcher.pfIdentified 402547 # number of prefetch candidates identified 92011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.prefetcher.pfBufferHit 102 # number of redundant prefetches already in prefetch queue 92111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 92211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size 92311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.prefetcher.pfSpanPage 28085 # number of prefetches not generated due to page crossing 92411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.replacements 0 # number of replacements 92511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.tagsinuse 5603.177963 # Cycle average of tags in use 92611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.total_refs 3041133 # Total number of references to valid blocks. 92711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.sampled_refs 6750 # Sample count of references to valid blocks. 92811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.avg_refs 450.538222 # Average number of references to valid blocks. 92911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 93011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_blocks::writebacks 5495.535708 # Average occupied blocks per requestor 93111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher 107.642255 # Average occupied blocks per requestor 93211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::writebacks 0.335421 # Average percentage of cache occupancy 93311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher 0.006570 # Average percentage of cache occupancy 93411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::total 0.341991 # Average percentage of cache occupancy 93511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_task_id_blocks::1022 497 # Occupied blocks per task id 93611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_task_id_blocks::1024 6253 # Occupied blocks per task id 93711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1022::0 16 # Occupied blocks per task id 93811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1022::1 22 # Occupied blocks per task id 93911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1022::2 344 # Occupied blocks per task id 94011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1022::3 2 # Occupied blocks per task id 94111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1022::4 113 # Occupied blocks per task id 94211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::0 75 # Occupied blocks per task id 94311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::1 146 # Occupied blocks per task id 94411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::2 912 # Occupied blocks per task id 94511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::3 72 # Occupied blocks per task id 94611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::4 5048 # Occupied blocks per task id 94711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_task_id_percent::1022 0.030334 # Percentage of cache occupancy per task id 94811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_task_id_percent::1024 0.381653 # Percentage of cache occupancy per task id 94911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.tag_accesses 69530063 # Number of tag accesses 95011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.data_accesses 69530063 # Number of data accesses 95111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackDirty_hits::writebacks 968360 # number of WritebackDirty hits 95211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackDirty_hits::total 968360 # number of WritebackDirty hits 95311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_hits::writebacks 1046226 # number of WritebackClean hits 95411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_hits::total 1046226 # number of WritebackClean hits 95511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_hits::cpu.data 1 # number of UpgradeReq hits 95611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_hits::total 1 # number of UpgradeReq hits 95711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_hits::cpu.data 219964 # number of ReadExReq hits 95811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_hits::total 219964 # number of ReadExReq hits 95911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_hits::cpu.inst 716938 # number of ReadCleanReq hits 96011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_hits::total 716938 # number of ReadCleanReq hits 96111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_hits::cpu.data 1251135 # number of ReadSharedReq hits 96211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_hits::total 1251135 # number of ReadSharedReq hits 96311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_hits::cpu.inst 716938 # number of demand (read+write) hits 96411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_hits::cpu.data 1471099 # number of demand (read+write) hits 96511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_hits::total 2188037 # number of demand (read+write) hits 96611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_hits::cpu.inst 716938 # number of overall hits 96711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_hits::cpu.data 1471099 # number of overall hits 96811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_hits::total 2188037 # number of overall hits 96911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_misses::cpu.data 13 # number of UpgradeReq misses 97011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_misses::total 13 # number of UpgradeReq misses 97111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_misses::cpu.data 781 # number of ReadExReq misses 97211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_misses::total 781 # number of ReadExReq misses 97311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_misses::cpu.inst 9708 # number of ReadCleanReq misses 97411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_misses::total 9708 # number of ReadCleanReq misses 97511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_misses::cpu.data 71587 # number of ReadSharedReq misses 97611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_misses::total 71587 # number of ReadSharedReq misses 97711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_misses::cpu.inst 9708 # number of demand (read+write) misses 97811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_misses::cpu.data 72368 # number of demand (read+write) misses 97911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_misses::total 82076 # number of demand (read+write) misses 98011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_misses::cpu.inst 9708 # number of overall misses 98111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_misses::cpu.data 72368 # number of overall misses 98211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_misses::total 82076 # number of overall misses 98311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 40000 # number of UpgradeReq miss cycles 98411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_miss_latency::total 40000 # number of UpgradeReq miss cycles 98511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 56104500 # number of ReadExReq miss cycles 98611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::total 56104500 # number of ReadExReq miss cycles 98711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 688634000 # number of ReadCleanReq miss cycles 98811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_latency::total 688634000 # number of ReadCleanReq miss cycles 98911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 5061315000 # number of ReadSharedReq miss cycles 99011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_latency::total 5061315000 # number of ReadSharedReq miss cycles 99111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.inst 688634000 # number of demand (read+write) miss cycles 99211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.data 5117419500 # number of demand (read+write) miss cycles 99311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_latency::total 5806053500 # number of demand (read+write) miss cycles 99411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.inst 688634000 # number of overall miss cycles 99511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.data 5117419500 # number of overall miss cycles 99611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_latency::total 5806053500 # number of overall miss cycles 99711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackDirty_accesses::writebacks 968360 # number of WritebackDirty accesses(hits+misses) 99811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackDirty_accesses::total 968360 # number of WritebackDirty accesses(hits+misses) 99911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_accesses::writebacks 1046226 # number of WritebackClean accesses(hits+misses) 100011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_accesses::total 1046226 # number of WritebackClean accesses(hits+misses) 100111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_accesses::cpu.data 14 # number of UpgradeReq accesses(hits+misses) 100211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_accesses::total 14 # number of UpgradeReq accesses(hits+misses) 100311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_accesses::cpu.data 220745 # number of ReadExReq accesses(hits+misses) 100411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_accesses::total 220745 # number of ReadExReq accesses(hits+misses) 100511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 726646 # number of ReadCleanReq accesses(hits+misses) 100611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_accesses::total 726646 # number of ReadCleanReq accesses(hits+misses) 100711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_accesses::cpu.data 1322722 # number of ReadSharedReq accesses(hits+misses) 100811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_accesses::total 1322722 # number of ReadSharedReq accesses(hits+misses) 100911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_accesses::cpu.inst 726646 # number of demand (read+write) accesses 101011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_accesses::cpu.data 1543467 # number of demand (read+write) accesses 101111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_accesses::total 2270113 # number of demand (read+write) accesses 101211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_accesses::cpu.inst 726646 # number of overall (read+write) accesses 101311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_accesses::cpu.data 1543467 # number of overall (read+write) accesses 101411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_accesses::total 2270113 # number of overall (read+write) accesses 101511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.928571 # miss rate for UpgradeReq accesses 101611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_miss_rate::total 0.928571 # miss rate for UpgradeReq accesses 101711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.003538 # miss rate for ReadExReq accesses 101811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::total 0.003538 # miss rate for ReadExReq accesses 101911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.013360 # miss rate for ReadCleanReq accesses 102011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_rate::total 0.013360 # miss rate for ReadCleanReq accesses 102111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.054121 # miss rate for ReadSharedReq accesses 102211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_rate::total 0.054121 # miss rate for ReadSharedReq accesses 102311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.013360 # miss rate for demand accesses 102411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.data 0.046887 # miss rate for demand accesses 102511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_rate::total 0.036155 # miss rate for demand accesses 102611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.013360 # miss rate for overall accesses 102711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.data 0.046887 # miss rate for overall accesses 102811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_rate::total 0.036155 # miss rate for overall accesses 102911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 3076.923077 # average UpgradeReq miss latency 103011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_avg_miss_latency::total 3076.923077 # average UpgradeReq miss latency 103111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 71836.747759 # average ReadExReq miss latency 103211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::total 71836.747759 # average ReadExReq miss latency 103311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 70934.693037 # average ReadCleanReq miss latency 103411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 70934.693037 # average ReadCleanReq miss latency 103511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 70701.593865 # average ReadSharedReq miss latency 103611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 70701.593865 # average ReadSharedReq miss latency 103711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 70934.693037 # average overall miss latency 103811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 70713.844517 # average overall miss latency 103911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::total 70739.966616 # average overall miss latency 104011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 70934.693037 # average overall miss latency 104111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 70713.844517 # average overall miss latency 104211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::total 70739.966616 # average overall miss latency 104311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 104411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 104511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 104611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 104711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 104811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 104911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_hits::cpu.data 51 # number of ReadExReq MSHR hits 105011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_hits::total 51 # number of ReadExReq MSHR hits 105111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst 12 # number of ReadCleanReq MSHR hits 105211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_hits::total 12 # number of ReadCleanReq MSHR hits 105311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 34 # number of ReadSharedReq MSHR hits 105411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_hits::total 34 # number of ReadSharedReq MSHR hits 105511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_hits::cpu.inst 12 # number of demand (read+write) MSHR hits 105611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_hits::cpu.data 85 # number of demand (read+write) MSHR hits 105711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_hits::total 97 # number of demand (read+write) MSHR hits 105811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_hits::cpu.inst 12 # number of overall MSHR hits 105911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_hits::cpu.data 85 # number of overall MSHR hits 106011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_hits::total 97 # number of overall MSHR hits 106111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher 51651 # number of HardPFReq MSHR misses 106211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.HardPFReq_mshr_misses::total 51651 # number of HardPFReq MSHR misses 106311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 13 # number of UpgradeReq MSHR misses 106411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_misses::total 13 # number of UpgradeReq MSHR misses 106511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 730 # number of ReadExReq MSHR misses 106611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::total 730 # number of ReadExReq MSHR misses 106711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 9696 # number of ReadCleanReq MSHR misses 106811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_misses::total 9696 # number of ReadCleanReq MSHR misses 106911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 71553 # number of ReadSharedReq MSHR misses 107011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_misses::total 71553 # number of ReadSharedReq MSHR misses 107111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.inst 9696 # number of demand (read+write) MSHR misses 107211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.data 72283 # number of demand (read+write) MSHR misses 107311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_misses::total 81979 # number of demand (read+write) MSHR misses 107411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.inst 9696 # number of overall MSHR misses 107511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.data 72283 # number of overall MSHR misses 107611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher 51651 # number of overall MSHR misses 107711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_misses::total 133630 # number of overall MSHR misses 107811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher 178131300 # number of HardPFReq MSHR miss cycles 107911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.HardPFReq_mshr_miss_latency::total 178131300 # number of HardPFReq MSHR miss cycles 108011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 187000 # number of UpgradeReq MSHR miss cycles 108111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 187000 # number of UpgradeReq MSHR miss cycles 108211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 50303500 # number of ReadExReq MSHR miss cycles 108311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 50303500 # number of ReadExReq MSHR miss cycles 108411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 629910500 # number of ReadCleanReq MSHR miss cycles 108511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 629910500 # number of ReadCleanReq MSHR miss cycles 108611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 4630072500 # number of ReadSharedReq MSHR miss cycles 108711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 4630072500 # number of ReadSharedReq MSHR miss cycles 108811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 629910500 # number of demand (read+write) MSHR miss cycles 108911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 4680376000 # number of demand (read+write) MSHR miss cycles 109011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::total 5310286500 # number of demand (read+write) MSHR miss cycles 109111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 629910500 # number of overall MSHR miss cycles 109211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 4680376000 # number of overall MSHR miss cycles 109311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher 178131300 # number of overall MSHR miss cycles 109411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::total 5488417800 # number of overall MSHR miss cycles 109511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.HardPFReq_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 109611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses 109711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.928571 # mshr miss rate for UpgradeReq accesses 109811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.928571 # mshr miss rate for UpgradeReq accesses 109911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.003307 # mshr miss rate for ReadExReq accesses 110011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.003307 # mshr miss rate for ReadExReq accesses 110111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.013343 # mshr miss rate for ReadCleanReq accesses 110211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.013343 # mshr miss rate for ReadCleanReq accesses 110311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.054095 # mshr miss rate for ReadSharedReq accesses 110411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.054095 # mshr miss rate for ReadSharedReq accesses 110511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.013343 # mshr miss rate for demand accesses 110611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.046832 # mshr miss rate for demand accesses 110711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::total 0.036112 # mshr miss rate for demand accesses 110811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.013343 # mshr miss rate for overall accesses 110911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.046832 # mshr miss rate for overall accesses 111011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for overall accesses 111111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::total 0.058865 # mshr miss rate for overall accesses 111211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 3448.748330 # average HardPFReq mshr miss latency 111311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 3448.748330 # average HardPFReq mshr miss latency 111411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14384.615385 # average UpgradeReq mshr miss latency 111511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14384.615385 # average UpgradeReq mshr miss latency 111611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 68908.904110 # average ReadExReq mshr miss latency 111711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 68908.904110 # average ReadExReq mshr miss latency 111811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 64966.016914 # average ReadCleanReq mshr miss latency 111911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 64966.016914 # average ReadCleanReq mshr miss latency 112011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 64708.293153 # average ReadSharedReq mshr miss latency 112111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 64708.293153 # average ReadSharedReq mshr miss latency 112211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 64966.016914 # average overall mshr miss latency 112311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64750.715936 # average overall mshr miss latency 112411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::total 64776.180485 # average overall mshr miss latency 112511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64966.016914 # average overall mshr miss latency 112611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64750.715936 # average overall mshr miss latency 112711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 3448.748330 # average overall mshr miss latency 112811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::total 41071.748859 # average overall mshr miss latency 112911507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.tot_requests 4539362 # Total number of requests made to the snoop filter. 113011507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_single_requests 2269187 # Number of requests hitting in the snoop filter with a single holder of the requested data. 113111507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_multi_requests 254586 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 113211507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.tot_snoops 130262 # Total number of snoops made to the snoop filter. 113311507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_single_snoops 52910 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 113411507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_multi_snoops 77352 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 113511507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadResp 2049447 # Transaction distribution 113611507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::WritebackDirty 968360 # Transaction distribution 113711507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::WritebackClean 1300796 # Transaction distribution 113811507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::CleanEvict 81249 # Transaction distribution 113911507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::HardPFReq 53022 # Transaction distribution 114011507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::UpgradeReq 14 # Transaction distribution 114111507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::UpgradeResp 14 # Transaction distribution 114211507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExReq 220745 # Transaction distribution 114311507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExResp 220745 # Transaction distribution 114411507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadCleanReq 726725 # Transaction distribution 114511507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadSharedReq 1322722 # Transaction distribution 114611507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2179572 # Packet count per connected master and slave (bytes) 114711507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 4629917 # Packet count per connected master and slave (bytes) 114811507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_count::total 6809489 # Packet count per connected master and slave (bytes) 114911507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 92982208 # Cumulative packet size per connected master and slave (bytes) 115011507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 197531008 # Cumulative packet size per connected master and slave (bytes) 115111507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_size::total 290513216 # Cumulative packet size per connected master and slave (bytes) 115211507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoops 134350 # Total snoops (count) 115311507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::samples 2404477 # Request fanout histogram 115411507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::mean 0.192237 # Request fanout histogram 115511507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::stdev 0.468638 # Request fanout histogram 115611507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 115711507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::0 2019600 83.99% 83.99% # Request fanout histogram 115811507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::1 307525 12.79% 96.78% # Request fanout histogram 115911507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::2 77352 3.22% 100.00% # Request fanout histogram 116011507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 116111507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 116211507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 116311507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::total 2404477 # Request fanout histogram 116411507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.reqLayer0.occupancy 4538837000 # Layer occupancy (ticks) 116511507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.reqLayer0.utilization 4.1 # Layer utilization (%) 116611507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer0.occupancy 1090392888 # Layer occupancy (ticks) 116711507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer0.utilization 1.0 # Layer utilization (%) 116811507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer1.occupancy 2315538337 # Layer occupancy (ticks) 116911507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer1.utilization 2.1 # Layer utilization (%) 117011507SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadResp 83887 # Transaction distribution 117111507SCurtis.Dunham@arm.comsystem.membus.trans_dist::UpgradeReq 13 # Transaction distribution 117211507SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadExReq 730 # Transaction distribution 117311507SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadExResp 730 # Transaction distribution 117411507SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadSharedReq 83887 # Transaction distribution 117511507SCurtis.Dunham@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 169247 # Packet count per connected master and slave (bytes) 117611507SCurtis.Dunham@arm.comsystem.membus.pkt_count::total 169247 # Packet count per connected master and slave (bytes) 117711507SCurtis.Dunham@arm.comsystem.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 5415488 # Cumulative packet size per connected master and slave (bytes) 117811507SCurtis.Dunham@arm.comsystem.membus.pkt_size::total 5415488 # Cumulative packet size per connected master and slave (bytes) 117911507SCurtis.Dunham@arm.comsystem.membus.snoops 0 # Total snoops (count) 118011507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::samples 84630 # Request fanout histogram 118111507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::mean 0 # Request fanout histogram 118211507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::stdev 0 # Request fanout histogram 118311507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 118411507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::0 84630 100.00% 100.00% # Request fanout histogram 118511507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 118611507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 118711507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::min_value 0 # Request fanout histogram 118811507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::max_value 0 # Request fanout histogram 118911507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::total 84630 # Request fanout histogram 119011507SCurtis.Dunham@arm.comsystem.membus.reqLayer0.occupancy 108151910 # Layer occupancy (ticks) 119111507SCurtis.Dunham@arm.comsystem.membus.reqLayer0.utilization 0.1 # Layer utilization (%) 119211507SCurtis.Dunham@arm.comsystem.membus.respLayer1.occupancy 445724357 # Layer occupancy (ticks) 119311507SCurtis.Dunham@arm.comsystem.membus.respLayer1.utilization 0.4 # Layer utilization (%) 119411507SCurtis.Dunham@arm.com 119511507SCurtis.Dunham@arm.com---------- End Simulation Statistics ---------- 1196