stats.txt revision 10488:7c27480a5031
110259SAndrew.Bardsley@arm.com 210259SAndrew.Bardsley@arm.com---------- Begin Simulation Statistics ---------- 310259SAndrew.Bardsley@arm.comsim_seconds 0.451764 # Number of seconds simulated 410259SAndrew.Bardsley@arm.comsim_ticks 451764406000 # Number of ticks simulated 510259SAndrew.Bardsley@arm.comfinal_tick 451764406000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 610259SAndrew.Bardsley@arm.comsim_freq 1000000000000 # Frequency of simulated ticks 710259SAndrew.Bardsley@arm.comhost_inst_rate 112231 # Simulator instruction rate (inst/s) 810259SAndrew.Bardsley@arm.comhost_op_rate 207527 # Simulator op (including micro ops) rate (op/s) 910259SAndrew.Bardsley@arm.comhost_tick_rate 61317335 # Simulator tick rate (ticks/s) 1010259SAndrew.Bardsley@arm.comhost_mem_usage 367016 # Number of bytes of host memory used 1110259SAndrew.Bardsley@arm.comhost_seconds 7367.65 # Real time elapsed on the host 1210259SAndrew.Bardsley@arm.comsim_insts 826877109 # Number of instructions simulated 1310259SAndrew.Bardsley@arm.comsim_ops 1528988701 # Number of ops (including micro ops) simulated 1410259SAndrew.Bardsley@arm.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1510259SAndrew.Bardsley@arm.comsystem.clk_domain.clock 1000 # Clock period in ticks 1610259SAndrew.Bardsley@arm.comsystem.physmem.bytes_read::cpu.inst 224064 # Number of bytes read from this memory 1710259SAndrew.Bardsley@arm.comsystem.physmem.bytes_read::cpu.data 24540544 # Number of bytes read from this memory 1810259SAndrew.Bardsley@arm.comsystem.physmem.bytes_read::total 24764608 # Number of bytes read from this memory 1910259SAndrew.Bardsley@arm.comsystem.physmem.bytes_inst_read::cpu.inst 224064 # Number of instructions bytes read from this memory 2010259SAndrew.Bardsley@arm.comsystem.physmem.bytes_inst_read::total 224064 # Number of instructions bytes read from this memory 2110259SAndrew.Bardsley@arm.comsystem.physmem.bytes_written::writebacks 18820736 # Number of bytes written to this memory 2210259SAndrew.Bardsley@arm.comsystem.physmem.bytes_written::total 18820736 # Number of bytes written to this memory 2310259SAndrew.Bardsley@arm.comsystem.physmem.num_reads::cpu.inst 3501 # Number of read requests responded to by this memory 2410259SAndrew.Bardsley@arm.comsystem.physmem.num_reads::cpu.data 383446 # Number of read requests responded to by this memory 2510259SAndrew.Bardsley@arm.comsystem.physmem.num_reads::total 386947 # Number of read requests responded to by this memory 2610259SAndrew.Bardsley@arm.comsystem.physmem.num_writes::writebacks 294074 # Number of write requests responded to by this memory 2710259SAndrew.Bardsley@arm.comsystem.physmem.num_writes::total 294074 # Number of write requests responded to by this memory 2810259SAndrew.Bardsley@arm.comsystem.physmem.bw_read::cpu.inst 495975 # Total read bandwidth from this memory (bytes/s) 2910259SAndrew.Bardsley@arm.comsystem.physmem.bw_read::cpu.data 54321553 # Total read bandwidth from this memory (bytes/s) 3010259SAndrew.Bardsley@arm.comsystem.physmem.bw_read::total 54817528 # Total read bandwidth from this memory (bytes/s) 3110259SAndrew.Bardsley@arm.comsystem.physmem.bw_inst_read::cpu.inst 495975 # Instruction read bandwidth from this memory (bytes/s) 3210259SAndrew.Bardsley@arm.comsystem.physmem.bw_inst_read::total 495975 # Instruction read bandwidth from this memory (bytes/s) 3310259SAndrew.Bardsley@arm.comsystem.physmem.bw_write::writebacks 41660511 # Write bandwidth from this memory (bytes/s) 3410259SAndrew.Bardsley@arm.comsystem.physmem.bw_write::total 41660511 # Write bandwidth from this memory (bytes/s) 3510259SAndrew.Bardsley@arm.comsystem.physmem.bw_total::writebacks 41660511 # Total bandwidth to/from this memory (bytes/s) 3610259SAndrew.Bardsley@arm.comsystem.physmem.bw_total::cpu.inst 495975 # Total bandwidth to/from this memory (bytes/s) 3710259SAndrew.Bardsley@arm.comsystem.physmem.bw_total::cpu.data 54321553 # Total bandwidth to/from this memory (bytes/s) 3810259SAndrew.Bardsley@arm.comsystem.physmem.bw_total::total 96478039 # Total bandwidth to/from this memory (bytes/s) 3910259SAndrew.Bardsley@arm.comsystem.physmem.readReqs 386948 # Number of read requests accepted 4010259SAndrew.Bardsley@arm.comsystem.physmem.writeReqs 294074 # Number of write requests accepted 4110259SAndrew.Bardsley@arm.comsystem.physmem.readBursts 386948 # Number of DRAM read bursts, including those serviced by the write queue 4210259SAndrew.Bardsley@arm.comsystem.physmem.writeBursts 294074 # Number of DRAM write bursts, including those merged in the write queue 4310259SAndrew.Bardsley@arm.comsystem.physmem.bytesReadDRAM 24743168 # Total number of bytes read from DRAM 4410259SAndrew.Bardsley@arm.comsystem.physmem.bytesReadWrQ 21504 # Total number of bytes read from write queue 4510259SAndrew.Bardsley@arm.comsystem.physmem.bytesWritten 18819072 # Total number of bytes written to DRAM 4610259SAndrew.Bardsley@arm.comsystem.physmem.bytesReadSys 24764672 # Total read bytes from the system interface side 4710259SAndrew.Bardsley@arm.comsystem.physmem.bytesWrittenSys 18820736 # Total written bytes from the system interface side 4810259SAndrew.Bardsley@arm.comsystem.physmem.servicedByWrQ 336 # Number of DRAM read bursts serviced by the write queue 4910259SAndrew.Bardsley@arm.comsystem.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 5010259SAndrew.Bardsley@arm.comsystem.physmem.neitherReadNorWriteReqs 179060 # Number of requests that are neither read nor write 5110259SAndrew.Bardsley@arm.comsystem.physmem.perBankRdBursts::0 24122 # Per bank write bursts 5210259SAndrew.Bardsley@arm.comsystem.physmem.perBankRdBursts::1 26505 # Per bank write bursts 5312334Sgabeblack@google.comsystem.physmem.perBankRdBursts::2 24681 # Per bank write bursts 5412334Sgabeblack@google.comsystem.physmem.perBankRdBursts::3 24611 # Per bank write bursts 5510259SAndrew.Bardsley@arm.comsystem.physmem.perBankRdBursts::4 23302 # Per bank write bursts 5610259SAndrew.Bardsley@arm.comsystem.physmem.perBankRdBursts::5 23732 # Per bank write bursts 5710259SAndrew.Bardsley@arm.comsystem.physmem.perBankRdBursts::6 24448 # Per bank write bursts 5810259SAndrew.Bardsley@arm.comsystem.physmem.perBankRdBursts::7 24311 # Per bank write bursts 5910259SAndrew.Bardsley@arm.comsystem.physmem.perBankRdBursts::8 23620 # Per bank write bursts 6010259SAndrew.Bardsley@arm.comsystem.physmem.perBankRdBursts::9 23937 # Per bank write bursts 6110259SAndrew.Bardsley@arm.comsystem.physmem.perBankRdBursts::10 24812 # Per bank write bursts 6210259SAndrew.Bardsley@arm.comsystem.physmem.perBankRdBursts::11 24076 # Per bank write bursts 6310259SAndrew.Bardsley@arm.comsystem.physmem.perBankRdBursts::12 23393 # Per bank write bursts 6410259SAndrew.Bardsley@arm.comsystem.physmem.perBankRdBursts::13 22985 # Per bank write bursts 6510259SAndrew.Bardsley@arm.comsystem.physmem.perBankRdBursts::14 24096 # Per bank write bursts 6610259SAndrew.Bardsley@arm.comsystem.physmem.perBankRdBursts::15 23981 # Per bank write bursts 6710259SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::0 18558 # Per bank write bursts 6810259SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::1 19850 # Per bank write bursts 6910259SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::2 18948 # Per bank write bursts 7010259SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::3 18946 # Per bank write bursts 7110259SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::4 18040 # Per bank write bursts 7210259SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::5 18437 # Per bank write bursts 7310259SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::6 18993 # Per bank write bursts 7410259SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::7 18991 # Per bank write bursts 7510259SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::8 18543 # Per bank write bursts 7610259SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::9 18160 # Per bank write bursts 7710259SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::10 18841 # Per bank write bursts 7810259SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::11 17736 # Per bank write bursts 7910259SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::12 17380 # Per bank write bursts 8010259SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::13 16967 # Per bank write bursts 8110259SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::14 17832 # Per bank write bursts 8210259SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::15 17826 # Per bank write bursts 8310259SAndrew.Bardsley@arm.comsystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 8410259SAndrew.Bardsley@arm.comsystem.physmem.numWrRetry 0 # Number of times write queue was full causing retry 8510259SAndrew.Bardsley@arm.comsystem.physmem.totGap 451764392500 # Total gap between requests 8610259SAndrew.Bardsley@arm.comsystem.physmem.readPktSize::0 0 # Read request sizes (log2) 8710259SAndrew.Bardsley@arm.comsystem.physmem.readPktSize::1 0 # Read request sizes (log2) 8810259SAndrew.Bardsley@arm.comsystem.physmem.readPktSize::2 0 # Read request sizes (log2) 8910259SAndrew.Bardsley@arm.comsystem.physmem.readPktSize::3 0 # Read request sizes (log2) 9010259SAndrew.Bardsley@arm.comsystem.physmem.readPktSize::4 0 # Read request sizes (log2) 9110259SAndrew.Bardsley@arm.comsystem.physmem.readPktSize::5 0 # Read request sizes (log2) 9210259SAndrew.Bardsley@arm.comsystem.physmem.readPktSize::6 386948 # Read request sizes (log2) 9310259SAndrew.Bardsley@arm.comsystem.physmem.writePktSize::0 0 # Write request sizes (log2) 9410259SAndrew.Bardsley@arm.comsystem.physmem.writePktSize::1 0 # Write request sizes (log2) 9510259SAndrew.Bardsley@arm.comsystem.physmem.writePktSize::2 0 # Write request sizes (log2) 9610259SAndrew.Bardsley@arm.comsystem.physmem.writePktSize::3 0 # Write request sizes (log2) 9710259SAndrew.Bardsley@arm.comsystem.physmem.writePktSize::4 0 # Write request sizes (log2) 9810259SAndrew.Bardsley@arm.comsystem.physmem.writePktSize::5 0 # Write request sizes (log2) 9910259SAndrew.Bardsley@arm.comsystem.physmem.writePktSize::6 294074 # Write request sizes (log2) 10010259SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::0 381637 # What read queue length does an incoming req see 10110259SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::1 4588 # What read queue length does an incoming req see 10210259SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::2 337 # What read queue length does an incoming req see 10310259SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::3 38 # What read queue length does an incoming req see 10410259SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::4 10 # What read queue length does an incoming req see 10510259SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::5 2 # What read queue length does an incoming req see 10610259SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see 10710259SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 10810259SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 10910259SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 11010259SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 11110259SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see 11210259SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see 11310259SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see 11410259SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 11510259SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 11610259SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 11710259SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 11810259SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 11910259SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 12010259SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 12113449Sgabeblack@google.comsystem.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 12213449Sgabeblack@google.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 12313449Sgabeblack@google.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 12413449Sgabeblack@google.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 12513449Sgabeblack@google.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 12610259SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 12710259SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 12810259SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 12910259SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 13010259SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 13110259SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 13210259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see 13310259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see 13410259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see 13510259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see 13610259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see 13710259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see 13810259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see 13910259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 14010259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 14110259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 14210259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 14310259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 14410259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 14510259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 14610259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see 14710259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::15 6121 # What write queue length does an incoming req see 14810259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::16 6527 # What write queue length does an incoming req see 14910259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::17 16919 # What write queue length does an incoming req see 15010259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::18 17478 # What write queue length does an incoming req see 15110259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::19 17566 # What write queue length does an incoming req see 15210259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::20 17579 # What write queue length does an incoming req see 15310259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::21 17557 # What write queue length does an incoming req see 15410259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::22 17583 # What write queue length does an incoming req see 15510259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::23 17609 # What write queue length does an incoming req see 15610259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::24 17628 # What write queue length does an incoming req see 15710259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::25 17613 # What write queue length does an incoming req see 15810259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::26 17619 # What write queue length does an incoming req see 15910259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::27 17776 # What write queue length does an incoming req see 16010259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::28 17688 # What write queue length does an incoming req see 16110259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::29 17635 # What write queue length does an incoming req see 16210259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::30 17848 # What write queue length does an incoming req see 16310259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::31 17586 # What write queue length does an incoming req see 16410259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::32 17479 # What write queue length does an incoming req see 16510259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::33 44 # What write queue length does an incoming req see 16610259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::34 21 # What write queue length does an incoming req see 16710259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::35 19 # What write queue length does an incoming req see 16810259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::36 14 # What write queue length does an incoming req see 16910259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::37 15 # What write queue length does an incoming req see 17010259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::38 18 # What write queue length does an incoming req see 17110259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::39 26 # What write queue length does an incoming req see 17210259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::40 26 # What write queue length does an incoming req see 17310259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::41 21 # What write queue length does an incoming req see 17410259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::42 14 # What write queue length does an incoming req see 17510259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::43 6 # What write queue length does an incoming req see 17610259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::44 3 # What write queue length does an incoming req see 17710259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::45 3 # What write queue length does an incoming req see 17810259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::46 5 # What write queue length does an incoming req see 17910259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::47 5 # What write queue length does an incoming req see 18010259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::48 4 # What write queue length does an incoming req see 18110259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::49 3 # What write queue length does an incoming req see 18210259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::50 1 # What write queue length does an incoming req see 18310259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see 18410259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see 18510259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see 18610259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see 18710259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see 18810259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see 18910259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see 19010259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see 19110259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see 19210259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see 19310259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see 19410259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see 19510259SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see 19610259SAndrew.Bardsley@arm.comsystem.physmem.bytesPerActivate::samples 147402 # Bytes accessed per row activation 19710259SAndrew.Bardsley@arm.comsystem.physmem.bytesPerActivate::mean 295.521852 # Bytes accessed per row activation 19810259SAndrew.Bardsley@arm.comsystem.physmem.bytesPerActivate::gmean 174.115334 # Bytes accessed per row activation 19910259SAndrew.Bardsley@arm.comsystem.physmem.bytesPerActivate::stdev 323.715133 # Bytes accessed per row activation 20010259SAndrew.Bardsley@arm.comsystem.physmem.bytesPerActivate::0-127 54829 37.20% 37.20% # Bytes accessed per row activation 20110259SAndrew.Bardsley@arm.comsystem.physmem.bytesPerActivate::128-255 40372 27.39% 64.59% # Bytes accessed per row activation 20210259SAndrew.Bardsley@arm.comsystem.physmem.bytesPerActivate::256-383 13383 9.08% 73.67% # Bytes accessed per row activation 20310259SAndrew.Bardsley@arm.comsystem.physmem.bytesPerActivate::384-511 7515 5.10% 78.76% # Bytes accessed per row activation 20410259SAndrew.Bardsley@arm.comsystem.physmem.bytesPerActivate::512-639 5234 3.55% 82.31% # Bytes accessed per row activation 20510259SAndrew.Bardsley@arm.comsystem.physmem.bytesPerActivate::640-767 3732 2.53% 84.85% # Bytes accessed per row activation 20610259SAndrew.Bardsley@arm.comsystem.physmem.bytesPerActivate::768-895 3157 2.14% 86.99% # Bytes accessed per row activation 20710259SAndrew.Bardsley@arm.comsystem.physmem.bytesPerActivate::896-1023 2805 1.90% 88.89% # Bytes accessed per row activation 20810259SAndrew.Bardsley@arm.comsystem.physmem.bytesPerActivate::1024-1151 16375 11.11% 100.00% # Bytes accessed per row activation 20910259SAndrew.Bardsley@arm.comsystem.physmem.bytesPerActivate::total 147402 # Bytes accessed per row activation 21010259SAndrew.Bardsley@arm.comsystem.physmem.rdPerTurnAround::samples 17447 # Reads before turning the bus around for writes 21110259SAndrew.Bardsley@arm.comsystem.physmem.rdPerTurnAround::mean 22.158537 # Reads before turning the bus around for writes 21210259SAndrew.Bardsley@arm.comsystem.physmem.rdPerTurnAround::stdev 209.201153 # Reads before turning the bus around for writes 21310259SAndrew.Bardsley@arm.comsystem.physmem.rdPerTurnAround::0-1023 17434 99.93% 99.93% # Reads before turning the bus around for writes 21410259SAndrew.Bardsley@arm.comsystem.physmem.rdPerTurnAround::1024-2047 9 0.05% 99.98% # Reads before turning the bus around for writes 21510259SAndrew.Bardsley@arm.comsystem.physmem.rdPerTurnAround::2048-3071 2 0.01% 99.99% # Reads before turning the bus around for writes 21610259SAndrew.Bardsley@arm.comsystem.physmem.rdPerTurnAround::3072-4095 1 0.01% 99.99% # Reads before turning the bus around for writes 21710259SAndrew.Bardsley@arm.comsystem.physmem.rdPerTurnAround::26624-27647 1 0.01% 100.00% # Reads before turning the bus around for writes 21810259SAndrew.Bardsley@arm.comsystem.physmem.rdPerTurnAround::total 17447 # Reads before turning the bus around for writes 21910259SAndrew.Bardsley@arm.comsystem.physmem.wrPerTurnAround::samples 17447 # Writes before turning the bus around for reads 22010259SAndrew.Bardsley@arm.comsystem.physmem.wrPerTurnAround::mean 16.853786 # Writes before turning the bus around for reads 22110259SAndrew.Bardsley@arm.comsystem.physmem.wrPerTurnAround::gmean 16.774474 # Writes before turning the bus around for reads 22210259SAndrew.Bardsley@arm.comsystem.physmem.wrPerTurnAround::stdev 2.995315 # Writes before turning the bus around for reads 22310259SAndrew.Bardsley@arm.comsystem.physmem.wrPerTurnAround::16-19 17244 98.84% 98.84% # Writes before turning the bus around for reads 22410259SAndrew.Bardsley@arm.comsystem.physmem.wrPerTurnAround::20-23 149 0.85% 99.69% # Writes before turning the bus around for reads 22510259SAndrew.Bardsley@arm.comsystem.physmem.wrPerTurnAround::24-27 24 0.14% 99.83% # Writes before turning the bus around for reads 22610259SAndrew.Bardsley@arm.comsystem.physmem.wrPerTurnAround::28-31 7 0.04% 99.87% # Writes before turning the bus around for reads 22710259SAndrew.Bardsley@arm.comsystem.physmem.wrPerTurnAround::32-35 4 0.02% 99.89% # Writes before turning the bus around for reads 22810259SAndrew.Bardsley@arm.comsystem.physmem.wrPerTurnAround::36-39 4 0.02% 99.91% # Writes before turning the bus around for reads 22910259SAndrew.Bardsley@arm.comsystem.physmem.wrPerTurnAround::40-43 2 0.01% 99.93% # Writes before turning the bus around for reads 23010259SAndrew.Bardsley@arm.comsystem.physmem.wrPerTurnAround::44-47 2 0.01% 99.94% # Writes before turning the bus around for reads 23110259SAndrew.Bardsley@arm.comsystem.physmem.wrPerTurnAround::48-51 1 0.01% 99.94% # Writes before turning the bus around for reads 23210259SAndrew.Bardsley@arm.comsystem.physmem.wrPerTurnAround::56-59 2 0.01% 99.95% # Writes before turning the bus around for reads 23310259SAndrew.Bardsley@arm.comsystem.physmem.wrPerTurnAround::64-67 1 0.01% 99.96% # Writes before turning the bus around for reads 23410259SAndrew.Bardsley@arm.comsystem.physmem.wrPerTurnAround::72-75 1 0.01% 99.97% # Writes before turning the bus around for reads 23510259SAndrew.Bardsley@arm.comsystem.physmem.wrPerTurnAround::80-83 1 0.01% 99.97% # Writes before turning the bus around for reads 23610259SAndrew.Bardsley@arm.comsystem.physmem.wrPerTurnAround::96-99 1 0.01% 99.98% # Writes before turning the bus around for reads 23710259SAndrew.Bardsley@arm.comsystem.physmem.wrPerTurnAround::104-107 1 0.01% 99.98% # Writes before turning the bus around for reads 23810259SAndrew.Bardsley@arm.comsystem.physmem.wrPerTurnAround::144-147 1 0.01% 99.99% # Writes before turning the bus around for reads 23910259SAndrew.Bardsley@arm.comsystem.physmem.wrPerTurnAround::200-203 1 0.01% 99.99% # Writes before turning the bus around for reads 24010259SAndrew.Bardsley@arm.comsystem.physmem.wrPerTurnAround::236-239 1 0.01% 100.00% # Writes before turning the bus around for reads 24110259SAndrew.Bardsley@arm.comsystem.physmem.wrPerTurnAround::total 17447 # Writes before turning the bus around for reads 24210259SAndrew.Bardsley@arm.comsystem.physmem.totQLat 4338654000 # Total ticks spent queuing 24310259SAndrew.Bardsley@arm.comsystem.physmem.totMemAccLat 11587629000 # Total ticks spent from burst creation until serviced by the DRAM 24410259SAndrew.Bardsley@arm.comsystem.physmem.totBusLat 1933060000 # Total ticks spent in databus transfers 24510259SAndrew.Bardsley@arm.comsystem.physmem.avgQLat 11222.24 # Average queueing delay per DRAM burst 24610259SAndrew.Bardsley@arm.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 24710259SAndrew.Bardsley@arm.comsystem.physmem.avgMemAccLat 29972.24 # Average memory access latency per DRAM burst 24810259SAndrew.Bardsley@arm.comsystem.physmem.avgRdBW 54.77 # Average DRAM read bandwidth in MiByte/s 24910259SAndrew.Bardsley@arm.comsystem.physmem.avgWrBW 41.66 # Average achieved write bandwidth in MiByte/s 25010259SAndrew.Bardsley@arm.comsystem.physmem.avgRdBWSys 54.82 # Average system read bandwidth in MiByte/s 25110259SAndrew.Bardsley@arm.comsystem.physmem.avgWrBWSys 41.66 # Average system write bandwidth in MiByte/s 25210259SAndrew.Bardsley@arm.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 25310259SAndrew.Bardsley@arm.comsystem.physmem.busUtil 0.75 # Data bus utilization in percentage 25410259SAndrew.Bardsley@arm.comsystem.physmem.busUtilRead 0.43 # Data bus utilization in percentage for reads 25510259SAndrew.Bardsley@arm.comsystem.physmem.busUtilWrite 0.33 # Data bus utilization in percentage for writes 25610259SAndrew.Bardsley@arm.comsystem.physmem.avgRdQLen 1.02 # Average read queue length when enqueuing 25710259SAndrew.Bardsley@arm.comsystem.physmem.avgWrQLen 21.93 # Average write queue length when enqueuing 25810259SAndrew.Bardsley@arm.comsystem.physmem.readRowHits 317693 # Number of row buffer hits during reads 25910259SAndrew.Bardsley@arm.comsystem.physmem.writeRowHits 215552 # Number of row buffer hits during writes 26010259SAndrew.Bardsley@arm.comsystem.physmem.readRowHitRate 82.17 # Row buffer hit rate for reads 26110259SAndrew.Bardsley@arm.comsystem.physmem.writeRowHitRate 73.30 # Row buffer hit rate for writes 26210259SAndrew.Bardsley@arm.comsystem.physmem.avgGap 663362.41 # Average gap between requests 26310259SAndrew.Bardsley@arm.comsystem.physmem.pageHitRate 78.34 # Row buffer hit rate, read and write combined 26410259SAndrew.Bardsley@arm.comsystem.physmem.memoryStateTime::IDLE 312439483250 # Time in different power states 26510259SAndrew.Bardsley@arm.comsystem.physmem.memoryStateTime::REF 15085200000 # Time in different power states 26610259SAndrew.Bardsley@arm.comsystem.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states 26710259SAndrew.Bardsley@arm.comsystem.physmem.memoryStateTime::ACT 124235187750 # Time in different power states 26810259SAndrew.Bardsley@arm.comsystem.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states 26910259SAndrew.Bardsley@arm.comsystem.physmem.actEnergy::0 567642600 # Energy for activate commands per rank (pJ) 27010259SAndrew.Bardsley@arm.comsystem.physmem.actEnergy::1 546300720 # Energy for activate commands per rank (pJ) 27110259SAndrew.Bardsley@arm.comsystem.physmem.preEnergy::0 309725625 # Energy for precharge commands per rank (pJ) 27210259SAndrew.Bardsley@arm.comsystem.physmem.preEnergy::1 298080750 # Energy for precharge commands per rank (pJ) 27310259SAndrew.Bardsley@arm.comsystem.physmem.readEnergy::0 1526397600 # Energy for read commands per rank (pJ) 27410259SAndrew.Bardsley@arm.comsystem.physmem.readEnergy::1 1488559800 # Energy for read commands per rank (pJ) 27510259SAndrew.Bardsley@arm.comsystem.physmem.writeEnergy::0 976736880 # Energy for write commands per rank (pJ) 27610259SAndrew.Bardsley@arm.comsystem.physmem.writeEnergy::1 928272960 # Energy for write commands per rank (pJ) 27710259SAndrew.Bardsley@arm.comsystem.physmem.refreshEnergy::0 29506651200 # Energy for refresh commands per rank (pJ) 27810259SAndrew.Bardsley@arm.comsystem.physmem.refreshEnergy::1 29506651200 # Energy for refresh commands per rank (pJ) 27910259SAndrew.Bardsley@arm.comsystem.physmem.actBackEnergy::0 64826566830 # Energy for active background per rank (pJ) 28010259SAndrew.Bardsley@arm.comsystem.physmem.actBackEnergy::1 62404533090 # Energy for active background per rank (pJ) 28110259SAndrew.Bardsley@arm.comsystem.physmem.preBackEnergy::0 214189673250 # Energy for precharge background per rank (pJ) 28210259SAndrew.Bardsley@arm.comsystem.physmem.preBackEnergy::1 216314264250 # Energy for precharge background per rank (pJ) 28310259SAndrew.Bardsley@arm.comsystem.physmem.totalEnergy::0 311903393985 # Total energy per rank (pJ) 28410259SAndrew.Bardsley@arm.comsystem.physmem.totalEnergy::1 311486662770 # Total energy per rank (pJ) 28510259SAndrew.Bardsley@arm.comsystem.physmem.averagePower::0 690.420687 # Core power per rank (mW) 28610259SAndrew.Bardsley@arm.comsystem.physmem.averagePower::1 689.498222 # Core power per rank (mW) 28710259SAndrew.Bardsley@arm.comsystem.membus.trans_dist::ReadReq 179971 # Transaction distribution 28810259SAndrew.Bardsley@arm.comsystem.membus.trans_dist::ReadResp 179970 # Transaction distribution 28910259SAndrew.Bardsley@arm.comsystem.membus.trans_dist::Writeback 294074 # Transaction distribution 29010259SAndrew.Bardsley@arm.comsystem.membus.trans_dist::UpgradeReq 179060 # Transaction distribution 29110259SAndrew.Bardsley@arm.comsystem.membus.trans_dist::UpgradeResp 179060 # Transaction distribution 29210259SAndrew.Bardsley@arm.comsystem.membus.trans_dist::ReadExReq 206977 # Transaction distribution 29310259SAndrew.Bardsley@arm.comsystem.membus.trans_dist::ReadExResp 206977 # Transaction distribution 29410259SAndrew.Bardsley@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1426089 # Packet count per connected master and slave (bytes) 29510259SAndrew.Bardsley@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::total 1426089 # Packet count per connected master and slave (bytes) 29610259SAndrew.Bardsley@arm.comsystem.membus.pkt_count::total 1426089 # Packet count per connected master and slave (bytes) 29710259SAndrew.Bardsley@arm.comsystem.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 43585344 # Cumulative packet size per connected master and slave (bytes) 29810259SAndrew.Bardsley@arm.comsystem.membus.pkt_size_system.cpu.l2cache.mem_side::total 43585344 # Cumulative packet size per connected master and slave (bytes) 29910259SAndrew.Bardsley@arm.comsystem.membus.pkt_size::total 43585344 # Cumulative packet size per connected master and slave (bytes) 30010259SAndrew.Bardsley@arm.comsystem.membus.snoops 0 # Total snoops (count) 30110259SAndrew.Bardsley@arm.comsystem.membus.snoop_fanout::samples 860082 # Request fanout histogram 30210259SAndrew.Bardsley@arm.comsystem.membus.snoop_fanout::mean 0 # Request fanout histogram 30310259SAndrew.Bardsley@arm.comsystem.membus.snoop_fanout::stdev 0 # Request fanout histogram 30410259SAndrew.Bardsley@arm.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 30510259SAndrew.Bardsley@arm.comsystem.membus.snoop_fanout::0 860082 100.00% 100.00% # Request fanout histogram 30610259SAndrew.Bardsley@arm.comsystem.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 30710259SAndrew.Bardsley@arm.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 30810259SAndrew.Bardsley@arm.comsystem.membus.snoop_fanout::min_value 0 # Request fanout histogram 30910259SAndrew.Bardsley@arm.comsystem.membus.snoop_fanout::max_value 0 # Request fanout histogram 31010259SAndrew.Bardsley@arm.comsystem.membus.snoop_fanout::total 860082 # Request fanout histogram 31110259SAndrew.Bardsley@arm.comsystem.membus.reqLayer0.occupancy 3467694500 # Layer occupancy (ticks) 31210259SAndrew.Bardsley@arm.comsystem.membus.reqLayer0.utilization 0.8 # Layer utilization (%) 31310259SAndrew.Bardsley@arm.comsystem.membus.respLayer1.occupancy 3995364517 # Layer occupancy (ticks) 31410259SAndrew.Bardsley@arm.comsystem.membus.respLayer1.utilization 0.9 # Layer utilization (%) 31510259SAndrew.Bardsley@arm.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 31610259SAndrew.Bardsley@arm.comsystem.cpu.branchPred.lookups 231811700 # Number of BP lookups 31710259SAndrew.Bardsley@arm.comsystem.cpu.branchPred.condPredicted 231811700 # Number of conditional branches predicted 31810259SAndrew.Bardsley@arm.comsystem.cpu.branchPred.condIncorrect 9749774 # Number of conditional branches incorrect 31910259SAndrew.Bardsley@arm.comsystem.cpu.branchPred.BTBLookups 132043202 # Number of BTB lookups 32010259SAndrew.Bardsley@arm.comsystem.cpu.branchPred.BTBHits 129334985 # Number of BTB hits 32110259SAndrew.Bardsley@arm.comsystem.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 32210259SAndrew.Bardsley@arm.comsystem.cpu.branchPred.BTBHitPct 97.948992 # BTB Hit Percentage 32310259SAndrew.Bardsley@arm.comsystem.cpu.branchPred.usedRAS 28034260 # Number of times the RAS was used to get a target. 32410259SAndrew.Bardsley@arm.comsystem.cpu.branchPred.RASInCorrect 1466603 # Number of incorrect RAS predictions. 32510259SAndrew.Bardsley@arm.comsystem.cpu.apic_clk_domain.clock 8000 # Clock period in ticks 32610259SAndrew.Bardsley@arm.comsystem.cpu.workload.num_syscalls 551 # Number of system calls 32710259SAndrew.Bardsley@arm.comsystem.cpu.numCycles 903528833 # number of cpu cycles simulated 32810259SAndrew.Bardsley@arm.comsystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 32910259SAndrew.Bardsley@arm.comsystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 33010259SAndrew.Bardsley@arm.comsystem.cpu.fetch.icacheStallCycles 186193866 # Number of cycles fetch is stalled on an Icache miss 33110259SAndrew.Bardsley@arm.comsystem.cpu.fetch.Insts 1278658073 # Number of instructions fetch has processed 33210259SAndrew.Bardsley@arm.comsystem.cpu.fetch.Branches 231811700 # Number of branches that fetch encountered 33310259SAndrew.Bardsley@arm.comsystem.cpu.fetch.predictedBranches 157369245 # Number of branches that fetch has predicted taken 33410259SAndrew.Bardsley@arm.comsystem.cpu.fetch.Cycles 706106364 # Number of cycles fetch has run and was not squashing or blocked 33510259SAndrew.Bardsley@arm.comsystem.cpu.fetch.SquashCycles 20239877 # Number of cycles fetch has spent squashing 33610259SAndrew.Bardsley@arm.comsystem.cpu.fetch.TlbCycles 1021 # Number of cycles fetch has spent waiting for tlb 33710259SAndrew.Bardsley@arm.comsystem.cpu.fetch.MiscStallCycles 98431 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 33810259SAndrew.Bardsley@arm.comsystem.cpu.fetch.PendingTrapStallCycles 825605 # Number of stall cycles due to pending traps 33910259SAndrew.Bardsley@arm.comsystem.cpu.fetch.PendingQuiesceStallCycles 1885 # Number of stall cycles due to pending quiesce instructions 34010259SAndrew.Bardsley@arm.comsystem.cpu.fetch.IcacheWaitRetryStallCycles 18 # Number of stall cycles due to full MSHR 34110259SAndrew.Bardsley@arm.comsystem.cpu.fetch.CacheLines 180561661 # Number of cache lines fetched 34210259SAndrew.Bardsley@arm.comsystem.cpu.fetch.IcacheSquashes 2733230 # Number of outstanding Icache misses that were squashed 34310259SAndrew.Bardsley@arm.comsystem.cpu.fetch.ItlbSquashes 2 # Number of outstanding ITLB misses that were squashed 34410259SAndrew.Bardsley@arm.comsystem.cpu.fetch.rateDist::samples 903347128 # Number of instructions fetched each cycle (Total) 34510259SAndrew.Bardsley@arm.comsystem.cpu.fetch.rateDist::mean 2.632355 # Number of instructions fetched each cycle (Total) 34610259SAndrew.Bardsley@arm.comsystem.cpu.fetch.rateDist::stdev 3.341099 # Number of instructions fetched each cycle (Total) 34710259SAndrew.Bardsley@arm.comsystem.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 34810259SAndrew.Bardsley@arm.comsystem.cpu.fetch.rateDist::0 492680103 54.54% 54.54% # Number of instructions fetched each cycle (Total) 34910259SAndrew.Bardsley@arm.comsystem.cpu.fetch.rateDist::1 34123521 3.78% 58.32% # Number of instructions fetched each cycle (Total) 35010259SAndrew.Bardsley@arm.comsystem.cpu.fetch.rateDist::2 33275891 3.68% 62.00% # Number of instructions fetched each cycle (Total) 35110259SAndrew.Bardsley@arm.comsystem.cpu.fetch.rateDist::3 33627770 3.72% 65.72% # Number of instructions fetched each cycle (Total) 35210259SAndrew.Bardsley@arm.comsystem.cpu.fetch.rateDist::4 27182272 3.01% 68.73% # Number of instructions fetched each cycle (Total) 35310259SAndrew.Bardsley@arm.comsystem.cpu.fetch.rateDist::5 27855831 3.08% 71.82% # Number of instructions fetched each cycle (Total) 35410259SAndrew.Bardsley@arm.comsystem.cpu.fetch.rateDist::6 37310737 4.13% 75.95% # Number of instructions fetched each cycle (Total) 35510259SAndrew.Bardsley@arm.comsystem.cpu.fetch.rateDist::7 33828820 3.74% 79.69% # Number of instructions fetched each cycle (Total) 35610259SAndrew.Bardsley@arm.comsystem.cpu.fetch.rateDist::8 183462183 20.31% 100.00% # Number of instructions fetched each cycle (Total) 35710259SAndrew.Bardsley@arm.comsystem.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 35810259SAndrew.Bardsley@arm.comsystem.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 35910259SAndrew.Bardsley@arm.comsystem.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 36010259SAndrew.Bardsley@arm.comsystem.cpu.fetch.rateDist::total 903347128 # Number of instructions fetched each cycle (Total) 36110259SAndrew.Bardsley@arm.comsystem.cpu.fetch.branchRate 0.256563 # Number of branch fetches per cycle 36210259SAndrew.Bardsley@arm.comsystem.cpu.fetch.rate 1.415182 # Number of inst fetches per cycle 36310259SAndrew.Bardsley@arm.comsystem.cpu.decode.IdleCycles 127724228 # Number of cycles decode is idle 36410259SAndrew.Bardsley@arm.comsystem.cpu.decode.BlockedCycles 442644539 # Number of cycles decode is blocked 36510259SAndrew.Bardsley@arm.comsystem.cpu.decode.RunCycles 240143304 # Number of cycles decode is running 36610259SAndrew.Bardsley@arm.comsystem.cpu.decode.UnblockCycles 82715119 # Number of cycles decode is unblocking 36710259SAndrew.Bardsley@arm.comsystem.cpu.decode.SquashCycles 10119938 # Number of cycles decode is squashing 36810259SAndrew.Bardsley@arm.comsystem.cpu.decode.DecodedInsts 2233772257 # Number of instructions handled by decode 36910259SAndrew.Bardsley@arm.comsystem.cpu.rename.SquashCycles 10119938 # Number of cycles rename is squashing 37010259SAndrew.Bardsley@arm.comsystem.cpu.rename.IdleCycles 159908050 # Number of cycles rename is idle 37110259SAndrew.Bardsley@arm.comsystem.cpu.rename.BlockCycles 227395701 # Number of cycles rename is blocking 37210259SAndrew.Bardsley@arm.comsystem.cpu.rename.serializeStallCycles 31553 # count of cycles rename stalled for serializing inst 37310259SAndrew.Bardsley@arm.comsystem.cpu.rename.RunCycles 285948747 # Number of cycles rename is running 37410259SAndrew.Bardsley@arm.comsystem.cpu.rename.UnblockCycles 219943139 # Number of cycles rename is unblocking 37510259SAndrew.Bardsley@arm.comsystem.cpu.rename.RenamedInsts 2183809979 # Number of instructions processed by rename 37610259SAndrew.Bardsley@arm.comsystem.cpu.rename.ROBFullEvents 169165 # Number of times rename has blocked due to ROB full 37710259SAndrew.Bardsley@arm.comsystem.cpu.rename.IQFullEvents 140088736 # Number of times rename has blocked due to IQ full 37810259SAndrew.Bardsley@arm.comsystem.cpu.rename.LQFullEvents 23988102 # Number of times rename has blocked due to LQ full 37910259SAndrew.Bardsley@arm.comsystem.cpu.rename.SQFullEvents 45039827 # Number of times rename has blocked due to SQ full 38010259SAndrew.Bardsley@arm.comsystem.cpu.rename.RenamedOperands 2289176453 # Number of destination operands rename has renamed 38110259SAndrew.Bardsley@arm.comsystem.cpu.rename.RenameLookups 5526365527 # Number of register rename lookups that rename has made 38210259SAndrew.Bardsley@arm.comsystem.cpu.rename.int_rename_lookups 3514194402 # Number of integer rename lookups 38310259SAndrew.Bardsley@arm.comsystem.cpu.rename.fp_rename_lookups 52054 # Number of floating rename lookups 38413475Snikos.nikoleris@arm.comsystem.cpu.rename.CommittedMaps 1614040854 # Number of HB maps that are committed 38513475Snikos.nikoleris@arm.comsystem.cpu.rename.UndoneMaps 675135599 # Number of HB maps that are undone due to squashing 38610259SAndrew.Bardsley@arm.comsystem.cpu.rename.serializingInsts 2312 # count of serializing insts renamed 38710259SAndrew.Bardsley@arm.comsystem.cpu.rename.tempSerializingInsts 2290 # count of temporary serializing insts renamed 38810259SAndrew.Bardsley@arm.comsystem.cpu.rename.skidInsts 426537147 # count of insts added to the skid buffer 38910259SAndrew.Bardsley@arm.comsystem.cpu.memDep0.insertedLoads 530783294 # Number of loads inserted to the mem dependence unit. 39010259SAndrew.Bardsley@arm.comsystem.cpu.memDep0.insertedStores 210410050 # Number of stores inserted to the mem dependence unit. 39110259SAndrew.Bardsley@arm.comsystem.cpu.memDep0.conflictingLoads 240827707 # Number of conflicting loads. 39210259SAndrew.Bardsley@arm.comsystem.cpu.memDep0.conflictingStores 72173678 # Number of conflicting stores. 39310259SAndrew.Bardsley@arm.comsystem.cpu.iq.iqInstsAdded 2112785390 # Number of instructions added to the IQ (excludes non-spec) 39410259SAndrew.Bardsley@arm.comsystem.cpu.iq.iqNonSpecInstsAdded 25204 # Number of non-speculative instructions added to the IQ 39510259SAndrew.Bardsley@arm.comsystem.cpu.iq.iqInstsIssued 1829110925 # Number of instructions issued 39610259SAndrew.Bardsley@arm.comsystem.cpu.iq.iqSquashedInstsIssued 437516 # Number of squashed instructions issued 39710259SAndrew.Bardsley@arm.comsystem.cpu.iq.iqSquashedInstsExamined 579120624 # Number of squashed instructions iterated over during squash; mainly for profiling 39810259SAndrew.Bardsley@arm.comsystem.cpu.iq.iqSquashedOperandsExamined 1007560279 # Number of squashed operands that are examined and possibly removed from graph 39910259SAndrew.Bardsley@arm.comsystem.cpu.iq.iqSquashedNonSpecRemoved 24652 # Number of squashed non-spec instructions that were removed 40010259SAndrew.Bardsley@arm.comsystem.cpu.iq.issued_per_cycle::samples 903347128 # Number of insts issued each cycle 40110259SAndrew.Bardsley@arm.comsystem.cpu.iq.issued_per_cycle::mean 2.024815 # Number of insts issued each cycle 40210259SAndrew.Bardsley@arm.comsystem.cpu.iq.issued_per_cycle::stdev 2.069613 # Number of insts issued each cycle 40310259SAndrew.Bardsley@arm.comsystem.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 40410259SAndrew.Bardsley@arm.comsystem.cpu.iq.issued_per_cycle::0 319005991 35.31% 35.31% # Number of insts issued each cycle 40510259SAndrew.Bardsley@arm.comsystem.cpu.iq.issued_per_cycle::1 130297139 14.42% 49.74% # Number of insts issued each cycle 40610259SAndrew.Bardsley@arm.comsystem.cpu.iq.issued_per_cycle::2 120325805 13.32% 63.06% # Number of insts issued each cycle 40710259SAndrew.Bardsley@arm.comsystem.cpu.iq.issued_per_cycle::3 111338872 12.33% 75.38% # Number of insts issued each cycle 40810259SAndrew.Bardsley@arm.comsystem.cpu.iq.issued_per_cycle::4 91295017 10.11% 85.49% # Number of insts issued each cycle 40910259SAndrew.Bardsley@arm.comsystem.cpu.iq.issued_per_cycle::5 61401299 6.80% 92.29% # Number of insts issued each cycle 41010259SAndrew.Bardsley@arm.comsystem.cpu.iq.issued_per_cycle::6 43188488 4.78% 97.07% # Number of insts issued each cycle 41110259SAndrew.Bardsley@arm.comsystem.cpu.iq.issued_per_cycle::7 19128067 2.12% 99.18% # Number of insts issued each cycle 41210259SAndrew.Bardsley@arm.comsystem.cpu.iq.issued_per_cycle::8 7366450 0.82% 100.00% # Number of insts issued each cycle 41310259SAndrew.Bardsley@arm.comsystem.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 41410259SAndrew.Bardsley@arm.comsystem.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 41510259SAndrew.Bardsley@arm.comsystem.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 41610259SAndrew.Bardsley@arm.comsystem.cpu.iq.issued_per_cycle::total 903347128 # Number of insts issued each cycle 41710259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 41810259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::IntAlu 11298417 42.44% 42.44% # attempts to use FU when none available 41910259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::IntMult 0 0.00% 42.44% # attempts to use FU when none available 42010259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::IntDiv 0 0.00% 42.44% # attempts to use FU when none available 42110259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::FloatAdd 0 0.00% 42.44% # attempts to use FU when none available 42210259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::FloatCmp 0 0.00% 42.44% # attempts to use FU when none available 42310259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::FloatCvt 0 0.00% 42.44% # attempts to use FU when none available 42410259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::FloatMult 0 0.00% 42.44% # attempts to use FU when none available 42510259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::FloatDiv 0 0.00% 42.44% # attempts to use FU when none available 42610259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::FloatSqrt 0 0.00% 42.44% # attempts to use FU when none available 42710259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::SimdAdd 0 0.00% 42.44% # attempts to use FU when none available 42810259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::SimdAddAcc 0 0.00% 42.44% # attempts to use FU when none available 42910259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::SimdAlu 0 0.00% 42.44% # attempts to use FU when none available 43010259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::SimdCmp 0 0.00% 42.44% # attempts to use FU when none available 43110259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::SimdCvt 0 0.00% 42.44% # attempts to use FU when none available 43210259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::SimdMisc 0 0.00% 42.44% # attempts to use FU when none available 43310259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::SimdMult 0 0.00% 42.44% # attempts to use FU when none available 43410259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::SimdMultAcc 0 0.00% 42.44% # attempts to use FU when none available 43510259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::SimdShift 0 0.00% 42.44% # attempts to use FU when none available 43610259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 42.44% # attempts to use FU when none available 43710259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::SimdSqrt 0 0.00% 42.44% # attempts to use FU when none available 43810259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 42.44% # attempts to use FU when none available 43910259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 42.44% # attempts to use FU when none available 44010259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 42.44% # attempts to use FU when none available 44110259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 42.44% # attempts to use FU when none available 44210259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 42.44% # attempts to use FU when none available 44310259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 42.44% # attempts to use FU when none available 44410259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::SimdFloatMult 0 0.00% 42.44% # attempts to use FU when none available 44510259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 42.44% # attempts to use FU when none available 44610259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 42.44% # attempts to use FU when none available 44710259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::MemRead 12271176 46.10% 88.54% # attempts to use FU when none available 44810259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::MemWrite 3050228 11.46% 100.00% # attempts to use FU when none available 44910259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 45010259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 45110259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::No_OpClass 2719541 0.15% 0.15% # Type of FU issued 45210259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::IntAlu 1212963557 66.31% 66.46% # Type of FU issued 45310259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::IntMult 389902 0.02% 66.48% # Type of FU issued 45410259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::IntDiv 3881002 0.21% 66.70% # Type of FU issued 45510259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::FloatAdd 122 0.00% 66.70% # Type of FU issued 45610259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::FloatCmp 0 0.00% 66.70% # Type of FU issued 45710259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::FloatCvt 0 0.00% 66.70% # Type of FU issued 45810259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::FloatMult 0 0.00% 66.70% # Type of FU issued 45910259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::FloatDiv 0 0.00% 66.70% # Type of FU issued 46010259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 66.70% # Type of FU issued 46110259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::SimdAdd 0 0.00% 66.70% # Type of FU issued 46210259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 66.70% # Type of FU issued 46310259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::SimdAlu 0 0.00% 66.70% # Type of FU issued 46410259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::SimdCmp 0 0.00% 66.70% # Type of FU issued 46510259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::SimdCvt 0 0.00% 66.70% # Type of FU issued 46610259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::SimdMisc 0 0.00% 66.70% # Type of FU issued 46710259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::SimdMult 0 0.00% 66.70% # Type of FU issued 46810259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 66.70% # Type of FU issued 46910259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::SimdShift 0 0.00% 66.70% # Type of FU issued 47010259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 66.70% # Type of FU issued 47110259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 66.70% # Type of FU issued 47210259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 66.70% # Type of FU issued 47310259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 66.70% # Type of FU issued 47410259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 66.70% # Type of FU issued 47510259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 66.70% # Type of FU issued 47610259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 66.70% # Type of FU issued 47710259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 66.70% # Type of FU issued 47810259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 66.70% # Type of FU issued 47910259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 66.70% # Type of FU issued 48010259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 66.70% # Type of FU issued 48110259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::MemRead 435438564 23.81% 90.50% # Type of FU issued 48210259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::MemWrite 173718237 9.50% 100.00% # Type of FU issued 48310259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 48410259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 48510259SAndrew.Bardsley@arm.comsystem.cpu.iq.FU_type_0::total 1829110925 # Type of FU issued 48610259SAndrew.Bardsley@arm.comsystem.cpu.iq.rate 2.024408 # Inst issue rate 48710259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_busy_cnt 26619821 # FU busy when requested 48810259SAndrew.Bardsley@arm.comsystem.cpu.iq.fu_busy_rate 0.014553 # FU busy rate (busy events/executed inst) 48910259SAndrew.Bardsley@arm.comsystem.cpu.iq.int_inst_queue_reads 4588595925 # Number of integer instruction queue reads 49010259SAndrew.Bardsley@arm.comsystem.cpu.iq.int_inst_queue_writes 2692200263 # Number of integer instruction queue writes 49110259SAndrew.Bardsley@arm.comsystem.cpu.iq.int_inst_queue_wakeup_accesses 1799476115 # Number of integer instruction queue wakeup accesses 49210259SAndrew.Bardsley@arm.comsystem.cpu.iq.fp_inst_queue_reads 30390 # Number of floating instruction queue reads 49310259SAndrew.Bardsley@arm.comsystem.cpu.iq.fp_inst_queue_writes 66120 # Number of floating instruction queue writes 49410259SAndrew.Bardsley@arm.comsystem.cpu.iq.fp_inst_queue_wakeup_accesses 6655 # Number of floating instruction queue wakeup accesses 49510259SAndrew.Bardsley@arm.comsystem.cpu.iq.int_alu_accesses 1852997149 # Number of integer alu accesses 49610259SAndrew.Bardsley@arm.comsystem.cpu.iq.fp_alu_accesses 14056 # Number of floating point alu accesses 49710259SAndrew.Bardsley@arm.comsystem.cpu.iew.lsq.thread0.forwLoads 185108157 # Number of loads that had data forwarded from stores 49810259SAndrew.Bardsley@arm.comsystem.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 49910259SAndrew.Bardsley@arm.comsystem.cpu.iew.lsq.thread0.squashedLoads 146685050 # Number of loads squashed 50010259SAndrew.Bardsley@arm.comsystem.cpu.iew.lsq.thread0.ignoredResponses 212835 # Number of memory responses ignored because the instruction is squashed 50110259SAndrew.Bardsley@arm.comsystem.cpu.iew.lsq.thread0.memOrderViolation 388917 # Number of memory ordering violations 50210259SAndrew.Bardsley@arm.comsystem.cpu.iew.lsq.thread0.squashedStores 61249864 # Number of stores squashed 50310259SAndrew.Bardsley@arm.comsystem.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 50410259SAndrew.Bardsley@arm.comsystem.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 50510259SAndrew.Bardsley@arm.comsystem.cpu.iew.lsq.thread0.rescheduledLoads 18586 # Number of loads that were rescheduled 50610259SAndrew.Bardsley@arm.comsystem.cpu.iew.lsq.thread0.cacheBlocked 815 # Number of times an access to memory failed due to the cache being blocked 50710259SAndrew.Bardsley@arm.comsystem.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 50810259SAndrew.Bardsley@arm.comsystem.cpu.iew.iewSquashCycles 10119938 # Number of cycles IEW is squashing 50910259SAndrew.Bardsley@arm.comsystem.cpu.iew.iewBlockCycles 166724787 # Number of cycles IEW is blocking 51010259SAndrew.Bardsley@arm.comsystem.cpu.iew.iewUnblockCycles 10164048 # Number of cycles IEW is unblocking 51110259SAndrew.Bardsley@arm.comsystem.cpu.iew.iewDispatchedInsts 2112810594 # Number of instructions dispatched to IQ 51210259SAndrew.Bardsley@arm.comsystem.cpu.iew.iewDispSquashedInsts 401170 # Number of squashed instructions skipped by dispatch 51310259SAndrew.Bardsley@arm.comsystem.cpu.iew.iewDispLoadInsts 530787207 # Number of dispatched load instructions 51410259SAndrew.Bardsley@arm.comsystem.cpu.iew.iewDispStoreInsts 210410050 # Number of dispatched store instructions 51510259SAndrew.Bardsley@arm.comsystem.cpu.iew.iewDispNonSpecInsts 7737 # Number of dispatched non-speculative instructions 51610259SAndrew.Bardsley@arm.comsystem.cpu.iew.iewIQFullEvents 4462758 # Number of times the IQ has become full, causing a stall 51710259SAndrew.Bardsley@arm.comsystem.cpu.iew.iewLSQFullEvents 3568650 # Number of times the LSQ has become full, causing a stall 51810259SAndrew.Bardsley@arm.comsystem.cpu.iew.memOrderViolationEvents 388917 # Number of memory order violations 51910259SAndrew.Bardsley@arm.comsystem.cpu.iew.predictedTakenIncorrect 5751622 # Number of branches that were predicted taken incorrectly 52010259SAndrew.Bardsley@arm.comsystem.cpu.iew.predictedNotTakenIncorrect 4609702 # Number of branches that were predicted not taken incorrectly 52110259SAndrew.Bardsley@arm.comsystem.cpu.iew.branchMispredicts 10361324 # Number of branch mispredicts detected at execute 52210259SAndrew.Bardsley@arm.comsystem.cpu.iew.iewExecutedInsts 1807989007 # Number of executed instructions 52310259SAndrew.Bardsley@arm.comsystem.cpu.iew.iewExecLoadInsts 429368726 # Number of load instructions executed 52410259SAndrew.Bardsley@arm.comsystem.cpu.iew.iewExecSquashedInsts 21121918 # Number of squashed instructions skipped in execute 52510259SAndrew.Bardsley@arm.comsystem.cpu.iew.exec_swp 0 # number of swp insts executed 52610259SAndrew.Bardsley@arm.comsystem.cpu.iew.exec_nop 0 # number of nop insts executed 52710259SAndrew.Bardsley@arm.comsystem.cpu.iew.exec_refs 599512830 # number of memory reference insts executed 52810259SAndrew.Bardsley@arm.comsystem.cpu.iew.exec_branches 171944433 # Number of branches executed 52910259SAndrew.Bardsley@arm.comsystem.cpu.iew.exec_stores 170144104 # Number of stores executed 53010259SAndrew.Bardsley@arm.comsystem.cpu.iew.exec_rate 2.001031 # Inst execution rate 53110259SAndrew.Bardsley@arm.comsystem.cpu.iew.wb_sent 1804759601 # cumulative count of insts sent to commit 53210259SAndrew.Bardsley@arm.comsystem.cpu.iew.wb_count 1799482770 # cumulative count of insts written-back 53310259SAndrew.Bardsley@arm.comsystem.cpu.iew.wb_producers 1369602342 # num instructions producing a value 53410259SAndrew.Bardsley@arm.comsystem.cpu.iew.wb_consumers 2093301343 # num instructions consuming a value 53510259SAndrew.Bardsley@arm.comsystem.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 53610259SAndrew.Bardsley@arm.comsystem.cpu.iew.wb_rate 1.991616 # insts written-back per cycle 53710259SAndrew.Bardsley@arm.comsystem.cpu.iew.wb_fanout 0.654279 # average fanout of values written-back 53810259SAndrew.Bardsley@arm.comsystem.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 53910259SAndrew.Bardsley@arm.comsystem.cpu.commit.commitSquashedInsts 584047933 # The number of squashed insts skipped by commit 54010259SAndrew.Bardsley@arm.comsystem.cpu.commit.commitNonSpecStalls 552 # The number of times commit has been forced to stall to communicate backwards 54110259SAndrew.Bardsley@arm.comsystem.cpu.commit.branchMispredicts 9837228 # The number of times a branch was mispredicted 54210259SAndrew.Bardsley@arm.comsystem.cpu.commit.committed_per_cycle::samples 824173638 # Number of insts commited each cycle 54310259SAndrew.Bardsley@arm.comsystem.cpu.commit.committed_per_cycle::mean 1.855178 # Number of insts commited each cycle 54410259SAndrew.Bardsley@arm.comsystem.cpu.commit.committed_per_cycle::stdev 2.504108 # Number of insts commited each cycle 54510259SAndrew.Bardsley@arm.comsystem.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 54610259SAndrew.Bardsley@arm.comsystem.cpu.commit.committed_per_cycle::0 355774644 43.17% 43.17% # Number of insts commited each cycle 54710259SAndrew.Bardsley@arm.comsystem.cpu.commit.committed_per_cycle::1 174944190 21.23% 64.39% # Number of insts commited each cycle 54810259SAndrew.Bardsley@arm.comsystem.cpu.commit.committed_per_cycle::2 57267566 6.95% 71.34% # Number of insts commited each cycle 54910259SAndrew.Bardsley@arm.comsystem.cpu.commit.committed_per_cycle::3 86311577 10.47% 81.82% # Number of insts commited each cycle 55010259SAndrew.Bardsley@arm.comsystem.cpu.commit.committed_per_cycle::4 27168668 3.30% 85.11% # Number of insts commited each cycle 55110259SAndrew.Bardsley@arm.comsystem.cpu.commit.committed_per_cycle::5 27065091 3.28% 88.40% # Number of insts commited each cycle 55210259SAndrew.Bardsley@arm.comsystem.cpu.commit.committed_per_cycle::6 9878369 1.20% 89.59% # Number of insts commited each cycle 55310259SAndrew.Bardsley@arm.comsystem.cpu.commit.committed_per_cycle::7 8803957 1.07% 90.66% # Number of insts commited each cycle 55410259SAndrew.Bardsley@arm.comsystem.cpu.commit.committed_per_cycle::8 76959576 9.34% 100.00% # Number of insts commited each cycle 55510259SAndrew.Bardsley@arm.comsystem.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 55610259SAndrew.Bardsley@arm.comsystem.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 55710259SAndrew.Bardsley@arm.comsystem.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 55810259SAndrew.Bardsley@arm.comsystem.cpu.commit.committed_per_cycle::total 824173638 # Number of insts commited each cycle 55910259SAndrew.Bardsley@arm.comsystem.cpu.commit.committedInsts 826877109 # Number of instructions committed 56010259SAndrew.Bardsley@arm.comsystem.cpu.commit.committedOps 1528988701 # Number of ops (including micro ops) committed 56110259SAndrew.Bardsley@arm.comsystem.cpu.commit.swp_count 0 # Number of s/w prefetches committed 56210259SAndrew.Bardsley@arm.comsystem.cpu.commit.refs 533262343 # Number of memory references committed 56310259SAndrew.Bardsley@arm.comsystem.cpu.commit.loads 384102157 # Number of loads committed 56410259SAndrew.Bardsley@arm.comsystem.cpu.commit.membars 0 # Number of memory barriers committed 56510259SAndrew.Bardsley@arm.comsystem.cpu.commit.branches 149758583 # Number of branches committed 56610259SAndrew.Bardsley@arm.comsystem.cpu.commit.fp_insts 0 # Number of committed floating point instructions. 56710259SAndrew.Bardsley@arm.comsystem.cpu.commit.int_insts 1526605509 # Number of committed integer instructions. 56810259SAndrew.Bardsley@arm.comsystem.cpu.commit.function_calls 17673145 # Number of function calls committed. 56910259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::No_OpClass 1819099 0.12% 0.12% # Class of committed instruction 57010259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::IntAlu 989721889 64.73% 64.85% # Class of committed instruction 57110259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::IntMult 306834 0.02% 64.87% # Class of committed instruction 57210259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::IntDiv 3878536 0.25% 65.12% # Class of committed instruction 57310259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::FloatAdd 0 0.00% 65.12% # Class of committed instruction 57410259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::FloatCmp 0 0.00% 65.12% # Class of committed instruction 57510259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::FloatCvt 0 0.00% 65.12% # Class of committed instruction 57610259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::FloatMult 0 0.00% 65.12% # Class of committed instruction 57710259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::FloatDiv 0 0.00% 65.12% # Class of committed instruction 57810259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::FloatSqrt 0 0.00% 65.12% # Class of committed instruction 57910259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::SimdAdd 0 0.00% 65.12% # Class of committed instruction 58010259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 65.12% # Class of committed instruction 58110259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::SimdAlu 0 0.00% 65.12% # Class of committed instruction 58210259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::SimdCmp 0 0.00% 65.12% # Class of committed instruction 58310259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::SimdCvt 0 0.00% 65.12% # Class of committed instruction 58410259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::SimdMisc 0 0.00% 65.12% # Class of committed instruction 58510259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::SimdMult 0 0.00% 65.12% # Class of committed instruction 58610259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 65.12% # Class of committed instruction 58710259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::SimdShift 0 0.00% 65.12% # Class of committed instruction 58810259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 65.12% # Class of committed instruction 58910259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::SimdSqrt 0 0.00% 65.12% # Class of committed instruction 59010259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 65.12% # Class of committed instruction 59110259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 65.12% # Class of committed instruction 59210259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 65.12% # Class of committed instruction 59310259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 65.12% # Class of committed instruction 59410259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 65.12% # Class of committed instruction 59510259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 65.12% # Class of committed instruction 59610259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 65.12% # Class of committed instruction 59710259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 65.12% # Class of committed instruction 59810259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 65.12% # Class of committed instruction 59910259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::MemRead 384102157 25.12% 90.24% # Class of committed instruction 60010259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::MemWrite 149160186 9.76% 100.00% # Class of committed instruction 60110259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 60210259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 60310259SAndrew.Bardsley@arm.comsystem.cpu.commit.op_class_0::total 1528988701 # Class of committed instruction 60410259SAndrew.Bardsley@arm.comsystem.cpu.commit.bw_lim_events 76959576 # number cycles where commit BW limit reached 60510259SAndrew.Bardsley@arm.comsystem.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits 60610259SAndrew.Bardsley@arm.comsystem.cpu.rob.rob_reads 2860250696 # The number of ROB reads 60710259SAndrew.Bardsley@arm.comsystem.cpu.rob.rob_writes 4305432556 # The number of ROB writes 60810259SAndrew.Bardsley@arm.comsystem.cpu.timesIdled 2603 # Number of times that the entire CPU went into an idle state and unscheduled itself 60910259SAndrew.Bardsley@arm.comsystem.cpu.idleCycles 181705 # Total number of cycles that the CPU has spent unscheduled due to idling 61010259SAndrew.Bardsley@arm.comsystem.cpu.committedInsts 826877109 # Number of Instructions Simulated 61110259SAndrew.Bardsley@arm.comsystem.cpu.committedOps 1528988701 # Number of Ops (including micro ops) Simulated 61210259SAndrew.Bardsley@arm.comsystem.cpu.cpi 1.092700 # CPI: Cycles Per Instruction 61310259SAndrew.Bardsley@arm.comsystem.cpu.cpi_total 1.092700 # CPI: Total CPI of All Threads 61410259SAndrew.Bardsley@arm.comsystem.cpu.ipc 0.915164 # IPC: Instructions Per Cycle 61510259SAndrew.Bardsley@arm.comsystem.cpu.ipc_total 0.915164 # IPC: Total IPC of All Threads 61610259SAndrew.Bardsley@arm.comsystem.cpu.int_regfile_reads 2763452214 # number of integer regfile reads 61710259SAndrew.Bardsley@arm.comsystem.cpu.int_regfile_writes 1467518123 # number of integer regfile writes 61810259SAndrew.Bardsley@arm.comsystem.cpu.fp_regfile_reads 6756 # number of floating regfile reads 61910259SAndrew.Bardsley@arm.comsystem.cpu.fp_regfile_writes 202 # number of floating regfile writes 62010259SAndrew.Bardsley@arm.comsystem.cpu.cc_regfile_reads 600952146 # number of cc regfile reads 62110259SAndrew.Bardsley@arm.comsystem.cpu.cc_regfile_writes 409697644 # number of cc regfile writes 62210259SAndrew.Bardsley@arm.comsystem.cpu.misc_regfile_reads 991728878 # number of misc regfile reads 62310259SAndrew.Bardsley@arm.comsystem.cpu.misc_regfile_writes 1 # number of misc regfile writes 62410259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.trans_dist::ReadReq 1956687 # Transaction distribution 62510259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.trans_dist::ReadResp 1956686 # Transaction distribution 62610259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.trans_dist::Writeback 2333034 # Transaction distribution 62710259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.trans_dist::UpgradeReq 180860 # Transaction distribution 62810259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.trans_dist::UpgradeResp 180860 # Transaction distribution 62910259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExReq 771518 # Transaction distribution 63010259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExResp 771518 # Transaction distribution 63110259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 198212 # Packet count per connected master and slave (bytes) 63210259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 7771975 # Packet count per connected master and slave (bytes) 63310259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.pkt_count::total 7970187 # Packet count per connected master and slave (bytes) 63410259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 551552 # Cumulative packet size per connected master and slave (bytes) 63510259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 311785216 # Cumulative packet size per connected master and slave (bytes) 63610259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.pkt_size::total 312336768 # Cumulative packet size per connected master and slave (bytes) 63710259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.snoops 180976 # Total snoops (count) 63810259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.snoop_fanout::samples 5242099 # Request fanout histogram 63910259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.snoop_fanout::mean 3 # Request fanout histogram 64010259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram 64110259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 64210259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 64310259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram 64410259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram 64510259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.snoop_fanout::3 5242099 100.00% 100.00% # Request fanout histogram 64610259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.snoop_fanout::4 0 0.00% 100.00% # Request fanout histogram 64710259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 64810259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.snoop_fanout::min_value 3 # Request fanout histogram 64910259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.snoop_fanout::max_value 3 # Request fanout histogram 65010259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.snoop_fanout::total 5242099 # Request fanout histogram 65110259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.reqLayer0.occupancy 4970549506 # Layer occupancy (ticks) 65210259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.reqLayer0.utilization 1.1 # Layer utilization (%) 65310259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.respLayer0.occupancy 284884490 # Layer occupancy (ticks) 65410259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) 65510259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.respLayer1.occupancy 3981162622 # Layer occupancy (ticks) 65610259SAndrew.Bardsley@arm.comsystem.cpu.toL2Bus.respLayer1.utilization 0.9 # Layer utilization (%) 65710259SAndrew.Bardsley@arm.comsystem.cpu.icache.tags.replacements 7001 # number of replacements 65810259SAndrew.Bardsley@arm.comsystem.cpu.icache.tags.tagsinuse 1081.953602 # Cycle average of tags in use 659system.cpu.icache.tags.total_refs 180366705 # Total number of references to valid blocks. 660system.cpu.icache.tags.sampled_refs 8614 # Sample count of references to valid blocks. 661system.cpu.icache.tags.avg_refs 20938.786278 # Average number of references to valid blocks. 662system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 663system.cpu.icache.tags.occ_blocks::cpu.inst 1081.953602 # Average occupied blocks per requestor 664system.cpu.icache.tags.occ_percent::cpu.inst 0.528298 # Average percentage of cache occupancy 665system.cpu.icache.tags.occ_percent::total 0.528298 # Average percentage of cache occupancy 666system.cpu.icache.tags.occ_task_id_blocks::1024 1613 # Occupied blocks per task id 667system.cpu.icache.tags.age_task_id_blocks_1024::0 65 # Occupied blocks per task id 668system.cpu.icache.tags.age_task_id_blocks_1024::1 10 # Occupied blocks per task id 669system.cpu.icache.tags.age_task_id_blocks_1024::2 55 # Occupied blocks per task id 670system.cpu.icache.tags.age_task_id_blocks_1024::3 311 # Occupied blocks per task id 671system.cpu.icache.tags.age_task_id_blocks_1024::4 1172 # Occupied blocks per task id 672system.cpu.icache.tags.occ_task_id_percent::1024 0.787598 # Percentage of cache occupancy per task id 673system.cpu.icache.tags.tag_accesses 361312916 # Number of tag accesses 674system.cpu.icache.tags.data_accesses 361312916 # Number of data accesses 675system.cpu.icache.ReadReq_hits::cpu.inst 180369624 # number of ReadReq hits 676system.cpu.icache.ReadReq_hits::total 180369624 # number of ReadReq hits 677system.cpu.icache.demand_hits::cpu.inst 180369624 # number of demand (read+write) hits 678system.cpu.icache.demand_hits::total 180369624 # number of demand (read+write) hits 679system.cpu.icache.overall_hits::cpu.inst 180369624 # number of overall hits 680system.cpu.icache.overall_hits::total 180369624 # number of overall hits 681system.cpu.icache.ReadReq_misses::cpu.inst 192037 # number of ReadReq misses 682system.cpu.icache.ReadReq_misses::total 192037 # number of ReadReq misses 683system.cpu.icache.demand_misses::cpu.inst 192037 # number of demand (read+write) misses 684system.cpu.icache.demand_misses::total 192037 # number of demand (read+write) misses 685system.cpu.icache.overall_misses::cpu.inst 192037 # number of overall misses 686system.cpu.icache.overall_misses::total 192037 # number of overall misses 687system.cpu.icache.ReadReq_miss_latency::cpu.inst 1182728989 # number of ReadReq miss cycles 688system.cpu.icache.ReadReq_miss_latency::total 1182728989 # number of ReadReq miss cycles 689system.cpu.icache.demand_miss_latency::cpu.inst 1182728989 # number of demand (read+write) miss cycles 690system.cpu.icache.demand_miss_latency::total 1182728989 # number of demand (read+write) miss cycles 691system.cpu.icache.overall_miss_latency::cpu.inst 1182728989 # number of overall miss cycles 692system.cpu.icache.overall_miss_latency::total 1182728989 # number of overall miss cycles 693system.cpu.icache.ReadReq_accesses::cpu.inst 180561661 # number of ReadReq accesses(hits+misses) 694system.cpu.icache.ReadReq_accesses::total 180561661 # number of ReadReq accesses(hits+misses) 695system.cpu.icache.demand_accesses::cpu.inst 180561661 # number of demand (read+write) accesses 696system.cpu.icache.demand_accesses::total 180561661 # number of demand (read+write) accesses 697system.cpu.icache.overall_accesses::cpu.inst 180561661 # number of overall (read+write) accesses 698system.cpu.icache.overall_accesses::total 180561661 # number of overall (read+write) accesses 699system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.001064 # miss rate for ReadReq accesses 700system.cpu.icache.ReadReq_miss_rate::total 0.001064 # miss rate for ReadReq accesses 701system.cpu.icache.demand_miss_rate::cpu.inst 0.001064 # miss rate for demand accesses 702system.cpu.icache.demand_miss_rate::total 0.001064 # miss rate for demand accesses 703system.cpu.icache.overall_miss_rate::cpu.inst 0.001064 # miss rate for overall accesses 704system.cpu.icache.overall_miss_rate::total 0.001064 # miss rate for overall accesses 705system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 6158.859954 # average ReadReq miss latency 706system.cpu.icache.ReadReq_avg_miss_latency::total 6158.859954 # average ReadReq miss latency 707system.cpu.icache.demand_avg_miss_latency::cpu.inst 6158.859954 # average overall miss latency 708system.cpu.icache.demand_avg_miss_latency::total 6158.859954 # average overall miss latency 709system.cpu.icache.overall_avg_miss_latency::cpu.inst 6158.859954 # average overall miss latency 710system.cpu.icache.overall_avg_miss_latency::total 6158.859954 # average overall miss latency 711system.cpu.icache.blocked_cycles::no_mshrs 857 # number of cycles access was blocked 712system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 713system.cpu.icache.blocked::no_mshrs 15 # number of cycles access was blocked 714system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 715system.cpu.icache.avg_blocked_cycles::no_mshrs 57.133333 # average number of cycles each access was blocked 716system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 717system.cpu.icache.fast_writes 0 # number of fast writes performed 718system.cpu.icache.cache_copies 0 # number of cache copies performed 719system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2443 # number of ReadReq MSHR hits 720system.cpu.icache.ReadReq_mshr_hits::total 2443 # number of ReadReq MSHR hits 721system.cpu.icache.demand_mshr_hits::cpu.inst 2443 # number of demand (read+write) MSHR hits 722system.cpu.icache.demand_mshr_hits::total 2443 # number of demand (read+write) MSHR hits 723system.cpu.icache.overall_mshr_hits::cpu.inst 2443 # number of overall MSHR hits 724system.cpu.icache.overall_mshr_hits::total 2443 # number of overall MSHR hits 725system.cpu.icache.ReadReq_mshr_misses::cpu.inst 189594 # number of ReadReq MSHR misses 726system.cpu.icache.ReadReq_mshr_misses::total 189594 # number of ReadReq MSHR misses 727system.cpu.icache.demand_mshr_misses::cpu.inst 189594 # number of demand (read+write) MSHR misses 728system.cpu.icache.demand_mshr_misses::total 189594 # number of demand (read+write) MSHR misses 729system.cpu.icache.overall_mshr_misses::cpu.inst 189594 # number of overall MSHR misses 730system.cpu.icache.overall_mshr_misses::total 189594 # number of overall MSHR misses 731system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 702034010 # number of ReadReq MSHR miss cycles 732system.cpu.icache.ReadReq_mshr_miss_latency::total 702034010 # number of ReadReq MSHR miss cycles 733system.cpu.icache.demand_mshr_miss_latency::cpu.inst 702034010 # number of demand (read+write) MSHR miss cycles 734system.cpu.icache.demand_mshr_miss_latency::total 702034010 # number of demand (read+write) MSHR miss cycles 735system.cpu.icache.overall_mshr_miss_latency::cpu.inst 702034010 # number of overall MSHR miss cycles 736system.cpu.icache.overall_mshr_miss_latency::total 702034010 # number of overall MSHR miss cycles 737system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.001050 # mshr miss rate for ReadReq accesses 738system.cpu.icache.ReadReq_mshr_miss_rate::total 0.001050 # mshr miss rate for ReadReq accesses 739system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.001050 # mshr miss rate for demand accesses 740system.cpu.icache.demand_mshr_miss_rate::total 0.001050 # mshr miss rate for demand accesses 741system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.001050 # mshr miss rate for overall accesses 742system.cpu.icache.overall_mshr_miss_rate::total 0.001050 # mshr miss rate for overall accesses 743system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 3702.828201 # average ReadReq mshr miss latency 744system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 3702.828201 # average ReadReq mshr miss latency 745system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 3702.828201 # average overall mshr miss latency 746system.cpu.icache.demand_avg_mshr_miss_latency::total 3702.828201 # average overall mshr miss latency 747system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 3702.828201 # average overall mshr miss latency 748system.cpu.icache.overall_avg_mshr_miss_latency::total 3702.828201 # average overall mshr miss latency 749system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 750system.cpu.l2cache.tags.replacements 354269 # number of replacements 751system.cpu.l2cache.tags.tagsinuse 29686.230679 # Cycle average of tags in use 752system.cpu.l2cache.tags.total_refs 3704231 # Total number of references to valid blocks. 753system.cpu.l2cache.tags.sampled_refs 386628 # Sample count of references to valid blocks. 754system.cpu.l2cache.tags.avg_refs 9.580866 # Average number of references to valid blocks. 755system.cpu.l2cache.tags.warmup_cycle 196903741500 # Cycle when the warmup percentage was hit. 756system.cpu.l2cache.tags.occ_blocks::writebacks 21108.649111 # Average occupied blocks per requestor 757system.cpu.l2cache.tags.occ_blocks::cpu.inst 250.939279 # Average occupied blocks per requestor 758system.cpu.l2cache.tags.occ_blocks::cpu.data 8326.642289 # Average occupied blocks per requestor 759system.cpu.l2cache.tags.occ_percent::writebacks 0.644185 # Average percentage of cache occupancy 760system.cpu.l2cache.tags.occ_percent::cpu.inst 0.007658 # Average percentage of cache occupancy 761system.cpu.l2cache.tags.occ_percent::cpu.data 0.254109 # Average percentage of cache occupancy 762system.cpu.l2cache.tags.occ_percent::total 0.905952 # Average percentage of cache occupancy 763system.cpu.l2cache.tags.occ_task_id_blocks::1024 32359 # Occupied blocks per task id 764system.cpu.l2cache.tags.age_task_id_blocks_1024::0 81 # Occupied blocks per task id 765system.cpu.l2cache.tags.age_task_id_blocks_1024::1 1 # Occupied blocks per task id 766system.cpu.l2cache.tags.age_task_id_blocks_1024::2 247 # Occupied blocks per task id 767system.cpu.l2cache.tags.age_task_id_blocks_1024::3 11757 # Occupied blocks per task id 768system.cpu.l2cache.tags.age_task_id_blocks_1024::4 20273 # Occupied blocks per task id 769system.cpu.l2cache.tags.occ_task_id_percent::1024 0.987518 # Percentage of cache occupancy per task id 770system.cpu.l2cache.tags.tag_accesses 41649377 # Number of tag accesses 771system.cpu.l2cache.tags.data_accesses 41649377 # Number of data accesses 772system.cpu.l2cache.ReadReq_hits::cpu.inst 5116 # number of ReadReq hits 773system.cpu.l2cache.ReadReq_hits::cpu.data 1590623 # number of ReadReq hits 774system.cpu.l2cache.ReadReq_hits::total 1595739 # number of ReadReq hits 775system.cpu.l2cache.Writeback_hits::writebacks 2333034 # number of Writeback hits 776system.cpu.l2cache.Writeback_hits::total 2333034 # number of Writeback hits 777system.cpu.l2cache.UpgradeReq_hits::cpu.data 1835 # number of UpgradeReq hits 778system.cpu.l2cache.UpgradeReq_hits::total 1835 # number of UpgradeReq hits 779system.cpu.l2cache.ReadExReq_hits::cpu.data 564506 # number of ReadExReq hits 780system.cpu.l2cache.ReadExReq_hits::total 564506 # number of ReadExReq hits 781system.cpu.l2cache.demand_hits::cpu.inst 5116 # number of demand (read+write) hits 782system.cpu.l2cache.demand_hits::cpu.data 2155129 # number of demand (read+write) hits 783system.cpu.l2cache.demand_hits::total 2160245 # number of demand (read+write) hits 784system.cpu.l2cache.overall_hits::cpu.inst 5116 # number of overall hits 785system.cpu.l2cache.overall_hits::cpu.data 2155129 # number of overall hits 786system.cpu.l2cache.overall_hits::total 2160245 # number of overall hits 787system.cpu.l2cache.ReadReq_misses::cpu.inst 3502 # number of ReadReq misses 788system.cpu.l2cache.ReadReq_misses::cpu.data 176470 # number of ReadReq misses 789system.cpu.l2cache.ReadReq_misses::total 179972 # number of ReadReq misses 790system.cpu.l2cache.UpgradeReq_misses::cpu.data 179025 # number of UpgradeReq misses 791system.cpu.l2cache.UpgradeReq_misses::total 179025 # number of UpgradeReq misses 792system.cpu.l2cache.ReadExReq_misses::cpu.data 207012 # number of ReadExReq misses 793system.cpu.l2cache.ReadExReq_misses::total 207012 # number of ReadExReq misses 794system.cpu.l2cache.demand_misses::cpu.inst 3502 # number of demand (read+write) misses 795system.cpu.l2cache.demand_misses::cpu.data 383482 # number of demand (read+write) misses 796system.cpu.l2cache.demand_misses::total 386984 # number of demand (read+write) misses 797system.cpu.l2cache.overall_misses::cpu.inst 3502 # number of overall misses 798system.cpu.l2cache.overall_misses::cpu.data 383482 # number of overall misses 799system.cpu.l2cache.overall_misses::total 386984 # number of overall misses 800system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 259185750 # number of ReadReq miss cycles 801system.cpu.l2cache.ReadReq_miss_latency::cpu.data 12941216954 # number of ReadReq miss cycles 802system.cpu.l2cache.ReadReq_miss_latency::total 13200402704 # number of ReadReq miss cycles 803system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 9580588 # number of UpgradeReq miss cycles 804system.cpu.l2cache.UpgradeReq_miss_latency::total 9580588 # number of UpgradeReq miss cycles 805system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 14943351215 # number of ReadExReq miss cycles 806system.cpu.l2cache.ReadExReq_miss_latency::total 14943351215 # number of ReadExReq miss cycles 807system.cpu.l2cache.demand_miss_latency::cpu.inst 259185750 # number of demand (read+write) miss cycles 808system.cpu.l2cache.demand_miss_latency::cpu.data 27884568169 # number of demand (read+write) miss cycles 809system.cpu.l2cache.demand_miss_latency::total 28143753919 # number of demand (read+write) miss cycles 810system.cpu.l2cache.overall_miss_latency::cpu.inst 259185750 # number of overall miss cycles 811system.cpu.l2cache.overall_miss_latency::cpu.data 27884568169 # number of overall miss cycles 812system.cpu.l2cache.overall_miss_latency::total 28143753919 # number of overall miss cycles 813system.cpu.l2cache.ReadReq_accesses::cpu.inst 8618 # number of ReadReq accesses(hits+misses) 814system.cpu.l2cache.ReadReq_accesses::cpu.data 1767093 # number of ReadReq accesses(hits+misses) 815system.cpu.l2cache.ReadReq_accesses::total 1775711 # number of ReadReq accesses(hits+misses) 816system.cpu.l2cache.Writeback_accesses::writebacks 2333034 # number of Writeback accesses(hits+misses) 817system.cpu.l2cache.Writeback_accesses::total 2333034 # number of Writeback accesses(hits+misses) 818system.cpu.l2cache.UpgradeReq_accesses::cpu.data 180860 # number of UpgradeReq accesses(hits+misses) 819system.cpu.l2cache.UpgradeReq_accesses::total 180860 # number of UpgradeReq accesses(hits+misses) 820system.cpu.l2cache.ReadExReq_accesses::cpu.data 771518 # number of ReadExReq accesses(hits+misses) 821system.cpu.l2cache.ReadExReq_accesses::total 771518 # number of ReadExReq accesses(hits+misses) 822system.cpu.l2cache.demand_accesses::cpu.inst 8618 # number of demand (read+write) accesses 823system.cpu.l2cache.demand_accesses::cpu.data 2538611 # number of demand (read+write) accesses 824system.cpu.l2cache.demand_accesses::total 2547229 # number of demand (read+write) accesses 825system.cpu.l2cache.overall_accesses::cpu.inst 8618 # number of overall (read+write) accesses 826system.cpu.l2cache.overall_accesses::cpu.data 2538611 # number of overall (read+write) accesses 827system.cpu.l2cache.overall_accesses::total 2547229 # number of overall (read+write) accesses 828system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.406359 # miss rate for ReadReq accesses 829system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.099865 # miss rate for ReadReq accesses 830system.cpu.l2cache.ReadReq_miss_rate::total 0.101352 # miss rate for ReadReq accesses 831system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.989854 # miss rate for UpgradeReq accesses 832system.cpu.l2cache.UpgradeReq_miss_rate::total 0.989854 # miss rate for UpgradeReq accesses 833system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.268318 # miss rate for ReadExReq accesses 834system.cpu.l2cache.ReadExReq_miss_rate::total 0.268318 # miss rate for ReadExReq accesses 835system.cpu.l2cache.demand_miss_rate::cpu.inst 0.406359 # miss rate for demand accesses 836system.cpu.l2cache.demand_miss_rate::cpu.data 0.151060 # miss rate for demand accesses 837system.cpu.l2cache.demand_miss_rate::total 0.151924 # miss rate for demand accesses 838system.cpu.l2cache.overall_miss_rate::cpu.inst 0.406359 # miss rate for overall accesses 839system.cpu.l2cache.overall_miss_rate::cpu.data 0.151060 # miss rate for overall accesses 840system.cpu.l2cache.overall_miss_rate::total 0.151924 # miss rate for overall accesses 841system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74010.779555 # average ReadReq miss latency 842system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 73333.807185 # average ReadReq miss latency 843system.cpu.l2cache.ReadReq_avg_miss_latency::total 73346.980108 # average ReadReq miss latency 844system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 53.515364 # average UpgradeReq miss latency 845system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 53.515364 # average UpgradeReq miss latency 846system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 72185.917797 # average ReadExReq miss latency 847system.cpu.l2cache.ReadExReq_avg_miss_latency::total 72185.917797 # average ReadExReq miss latency 848system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74010.779555 # average overall miss latency 849system.cpu.l2cache.demand_avg_miss_latency::cpu.data 72714.151300 # average overall miss latency 850system.cpu.l2cache.demand_avg_miss_latency::total 72725.885099 # average overall miss latency 851system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74010.779555 # average overall miss latency 852system.cpu.l2cache.overall_avg_miss_latency::cpu.data 72714.151300 # average overall miss latency 853system.cpu.l2cache.overall_avg_miss_latency::total 72725.885099 # average overall miss latency 854system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 855system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 856system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 857system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 858system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 859system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 860system.cpu.l2cache.fast_writes 0 # number of fast writes performed 861system.cpu.l2cache.cache_copies 0 # number of cache copies performed 862system.cpu.l2cache.writebacks::writebacks 294074 # number of writebacks 863system.cpu.l2cache.writebacks::total 294074 # number of writebacks 864system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 1 # number of ReadReq MSHR hits 865system.cpu.l2cache.ReadReq_mshr_hits::total 1 # number of ReadReq MSHR hits 866system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits 867system.cpu.l2cache.demand_mshr_hits::total 1 # number of demand (read+write) MSHR hits 868system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits 869system.cpu.l2cache.overall_mshr_hits::total 1 # number of overall MSHR hits 870system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3501 # number of ReadReq MSHR misses 871system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 176470 # number of ReadReq MSHR misses 872system.cpu.l2cache.ReadReq_mshr_misses::total 179971 # number of ReadReq MSHR misses 873system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 179025 # number of UpgradeReq MSHR misses 874system.cpu.l2cache.UpgradeReq_mshr_misses::total 179025 # number of UpgradeReq MSHR misses 875system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 207012 # number of ReadExReq MSHR misses 876system.cpu.l2cache.ReadExReq_mshr_misses::total 207012 # number of ReadExReq MSHR misses 877system.cpu.l2cache.demand_mshr_misses::cpu.inst 3501 # number of demand (read+write) MSHR misses 878system.cpu.l2cache.demand_mshr_misses::cpu.data 383482 # number of demand (read+write) MSHR misses 879system.cpu.l2cache.demand_mshr_misses::total 386983 # number of demand (read+write) MSHR misses 880system.cpu.l2cache.overall_mshr_misses::cpu.inst 3501 # number of overall MSHR misses 881system.cpu.l2cache.overall_mshr_misses::cpu.data 383482 # number of overall MSHR misses 882system.cpu.l2cache.overall_mshr_misses::total 386983 # number of overall MSHR misses 883system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 215395750 # number of ReadReq MSHR miss cycles 884system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 10692730954 # number of ReadReq MSHR miss cycles 885system.cpu.l2cache.ReadReq_mshr_miss_latency::total 10908126704 # number of ReadReq MSHR miss cycles 886system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 1807258037 # number of UpgradeReq MSHR miss cycles 887system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 1807258037 # number of UpgradeReq MSHR miss cycles 888system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 12309448785 # number of ReadExReq MSHR miss cycles 889system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 12309448785 # number of ReadExReq MSHR miss cycles 890system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 215395750 # number of demand (read+write) MSHR miss cycles 891system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 23002179739 # number of demand (read+write) MSHR miss cycles 892system.cpu.l2cache.demand_mshr_miss_latency::total 23217575489 # number of demand (read+write) MSHR miss cycles 893system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 215395750 # number of overall MSHR miss cycles 894system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 23002179739 # number of overall MSHR miss cycles 895system.cpu.l2cache.overall_mshr_miss_latency::total 23217575489 # number of overall MSHR miss cycles 896system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.406243 # mshr miss rate for ReadReq accesses 897system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.099865 # mshr miss rate for ReadReq accesses 898system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.101352 # mshr miss rate for ReadReq accesses 899system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.989854 # mshr miss rate for UpgradeReq accesses 900system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.989854 # mshr miss rate for UpgradeReq accesses 901system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.268318 # mshr miss rate for ReadExReq accesses 902system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.268318 # mshr miss rate for ReadExReq accesses 903system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.406243 # mshr miss rate for demand accesses 904system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.151060 # mshr miss rate for demand accesses 905system.cpu.l2cache.demand_mshr_miss_rate::total 0.151923 # mshr miss rate for demand accesses 906system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.406243 # mshr miss rate for overall accesses 907system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.151060 # mshr miss rate for overall accesses 908system.cpu.l2cache.overall_mshr_miss_rate::total 0.151923 # mshr miss rate for overall accesses 909system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 61524.064553 # average ReadReq mshr miss latency 910system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 60592.344047 # average ReadReq mshr miss latency 911system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 60610.468931 # average ReadReq mshr miss latency 912system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10095.003698 # average UpgradeReq mshr miss latency 913system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10095.003698 # average UpgradeReq mshr miss latency 914system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 59462.489059 # average ReadExReq mshr miss latency 915system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 59462.489059 # average ReadExReq mshr miss latency 916system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 61524.064553 # average overall mshr miss latency 917system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 59982.423527 # average overall mshr miss latency 918system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59996.370613 # average overall mshr miss latency 919system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 61524.064553 # average overall mshr miss latency 920system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 59982.423527 # average overall mshr miss latency 921system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59996.370613 # average overall mshr miss latency 922system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 923system.cpu.dcache.tags.replacements 2534514 # number of replacements 924system.cpu.dcache.tags.tagsinuse 4088.721227 # Cycle average of tags in use 925system.cpu.dcache.tags.total_refs 388791403 # Total number of references to valid blocks. 926system.cpu.dcache.tags.sampled_refs 2538610 # Sample count of references to valid blocks. 927system.cpu.dcache.tags.avg_refs 153.151293 # Average number of references to valid blocks. 928system.cpu.dcache.tags.warmup_cycle 1658510250 # Cycle when the warmup percentage was hit. 929system.cpu.dcache.tags.occ_blocks::cpu.data 4088.721227 # Average occupied blocks per requestor 930system.cpu.dcache.tags.occ_percent::cpu.data 0.998223 # Average percentage of cache occupancy 931system.cpu.dcache.tags.occ_percent::total 0.998223 # Average percentage of cache occupancy 932system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id 933system.cpu.dcache.tags.age_task_id_blocks_1024::0 28 # Occupied blocks per task id 934system.cpu.dcache.tags.age_task_id_blocks_1024::1 20 # Occupied blocks per task id 935system.cpu.dcache.tags.age_task_id_blocks_1024::2 861 # Occupied blocks per task id 936system.cpu.dcache.tags.age_task_id_blocks_1024::3 3187 # Occupied blocks per task id 937system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 938system.cpu.dcache.tags.tag_accesses 786699916 # Number of tag accesses 939system.cpu.dcache.tags.data_accesses 786699916 # Number of data accesses 940system.cpu.dcache.ReadReq_hits::cpu.data 240205034 # number of ReadReq hits 941system.cpu.dcache.ReadReq_hits::total 240205034 # number of ReadReq hits 942system.cpu.dcache.WriteReq_hits::cpu.data 148189734 # number of WriteReq hits 943system.cpu.dcache.WriteReq_hits::total 148189734 # number of WriteReq hits 944system.cpu.dcache.demand_hits::cpu.data 388394768 # number of demand (read+write) hits 945system.cpu.dcache.demand_hits::total 388394768 # number of demand (read+write) hits 946system.cpu.dcache.overall_hits::cpu.data 388394768 # number of overall hits 947system.cpu.dcache.overall_hits::total 388394768 # number of overall hits 948system.cpu.dcache.ReadReq_misses::cpu.data 2715417 # number of ReadReq misses 949system.cpu.dcache.ReadReq_misses::total 2715417 # number of ReadReq misses 950system.cpu.dcache.WriteReq_misses::cpu.data 970468 # number of WriteReq misses 951system.cpu.dcache.WriteReq_misses::total 970468 # number of WriteReq misses 952system.cpu.dcache.demand_misses::cpu.data 3685885 # number of demand (read+write) misses 953system.cpu.dcache.demand_misses::total 3685885 # number of demand (read+write) misses 954system.cpu.dcache.overall_misses::cpu.data 3685885 # number of overall misses 955system.cpu.dcache.overall_misses::total 3685885 # number of overall misses 956system.cpu.dcache.ReadReq_miss_latency::cpu.data 55284847940 # number of ReadReq miss cycles 957system.cpu.dcache.ReadReq_miss_latency::total 55284847940 # number of ReadReq miss cycles 958system.cpu.dcache.WriteReq_miss_latency::cpu.data 27786671624 # number of WriteReq miss cycles 959system.cpu.dcache.WriteReq_miss_latency::total 27786671624 # number of WriteReq miss cycles 960system.cpu.dcache.demand_miss_latency::cpu.data 83071519564 # number of demand (read+write) miss cycles 961system.cpu.dcache.demand_miss_latency::total 83071519564 # number of demand (read+write) miss cycles 962system.cpu.dcache.overall_miss_latency::cpu.data 83071519564 # number of overall miss cycles 963system.cpu.dcache.overall_miss_latency::total 83071519564 # number of overall miss cycles 964system.cpu.dcache.ReadReq_accesses::cpu.data 242920451 # number of ReadReq accesses(hits+misses) 965system.cpu.dcache.ReadReq_accesses::total 242920451 # number of ReadReq accesses(hits+misses) 966system.cpu.dcache.WriteReq_accesses::cpu.data 149160202 # number of WriteReq accesses(hits+misses) 967system.cpu.dcache.WriteReq_accesses::total 149160202 # number of WriteReq accesses(hits+misses) 968system.cpu.dcache.demand_accesses::cpu.data 392080653 # number of demand (read+write) accesses 969system.cpu.dcache.demand_accesses::total 392080653 # number of demand (read+write) accesses 970system.cpu.dcache.overall_accesses::cpu.data 392080653 # number of overall (read+write) accesses 971system.cpu.dcache.overall_accesses::total 392080653 # number of overall (read+write) accesses 972system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.011178 # miss rate for ReadReq accesses 973system.cpu.dcache.ReadReq_miss_rate::total 0.011178 # miss rate for ReadReq accesses 974system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.006506 # miss rate for WriteReq accesses 975system.cpu.dcache.WriteReq_miss_rate::total 0.006506 # miss rate for WriteReq accesses 976system.cpu.dcache.demand_miss_rate::cpu.data 0.009401 # miss rate for demand accesses 977system.cpu.dcache.demand_miss_rate::total 0.009401 # miss rate for demand accesses 978system.cpu.dcache.overall_miss_rate::cpu.data 0.009401 # miss rate for overall accesses 979system.cpu.dcache.overall_miss_rate::total 0.009401 # miss rate for overall accesses 980system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 20359.616199 # average ReadReq miss latency 981system.cpu.dcache.ReadReq_avg_miss_latency::total 20359.616199 # average ReadReq miss latency 982system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 28632.238903 # average WriteReq miss latency 983system.cpu.dcache.WriteReq_avg_miss_latency::total 28632.238903 # average WriteReq miss latency 984system.cpu.dcache.demand_avg_miss_latency::cpu.data 22537.740479 # average overall miss latency 985system.cpu.dcache.demand_avg_miss_latency::total 22537.740479 # average overall miss latency 986system.cpu.dcache.overall_avg_miss_latency::cpu.data 22537.740479 # average overall miss latency 987system.cpu.dcache.overall_avg_miss_latency::total 22537.740479 # average overall miss latency 988system.cpu.dcache.blocked_cycles::no_mshrs 8578 # number of cycles access was blocked 989system.cpu.dcache.blocked_cycles::no_targets 67 # number of cycles access was blocked 990system.cpu.dcache.blocked::no_mshrs 914 # number of cycles access was blocked 991system.cpu.dcache.blocked::no_targets 5 # number of cycles access was blocked 992system.cpu.dcache.avg_blocked_cycles::no_mshrs 9.385120 # average number of cycles each access was blocked 993system.cpu.dcache.avg_blocked_cycles::no_targets 13.400000 # average number of cycles each access was blocked 994system.cpu.dcache.fast_writes 0 # number of fast writes performed 995system.cpu.dcache.cache_copies 0 # number of cache copies performed 996system.cpu.dcache.writebacks::writebacks 2333034 # number of writebacks 997system.cpu.dcache.writebacks::total 2333034 # number of writebacks 998system.cpu.dcache.ReadReq_mshr_hits::cpu.data 948123 # number of ReadReq MSHR hits 999system.cpu.dcache.ReadReq_mshr_hits::total 948123 # number of ReadReq MSHR hits 1000system.cpu.dcache.WriteReq_mshr_hits::cpu.data 18291 # number of WriteReq MSHR hits 1001system.cpu.dcache.WriteReq_mshr_hits::total 18291 # number of WriteReq MSHR hits 1002system.cpu.dcache.demand_mshr_hits::cpu.data 966414 # number of demand (read+write) MSHR hits 1003system.cpu.dcache.demand_mshr_hits::total 966414 # number of demand (read+write) MSHR hits 1004system.cpu.dcache.overall_mshr_hits::cpu.data 966414 # number of overall MSHR hits 1005system.cpu.dcache.overall_mshr_hits::total 966414 # number of overall MSHR hits 1006system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1767294 # number of ReadReq MSHR misses 1007system.cpu.dcache.ReadReq_mshr_misses::total 1767294 # number of ReadReq MSHR misses 1008system.cpu.dcache.WriteReq_mshr_misses::cpu.data 952177 # number of WriteReq MSHR misses 1009system.cpu.dcache.WriteReq_mshr_misses::total 952177 # number of WriteReq MSHR misses 1010system.cpu.dcache.demand_mshr_misses::cpu.data 2719471 # number of demand (read+write) MSHR misses 1011system.cpu.dcache.demand_mshr_misses::total 2719471 # number of demand (read+write) MSHR misses 1012system.cpu.dcache.overall_mshr_misses::cpu.data 2719471 # number of overall MSHR misses 1013system.cpu.dcache.overall_mshr_misses::total 2719471 # number of overall MSHR misses 1014system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 30652377753 # number of ReadReq MSHR miss cycles 1015system.cpu.dcache.ReadReq_mshr_miss_latency::total 30652377753 # number of ReadReq MSHR miss cycles 1016system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 25560484625 # number of WriteReq MSHR miss cycles 1017system.cpu.dcache.WriteReq_mshr_miss_latency::total 25560484625 # number of WriteReq MSHR miss cycles 1018system.cpu.dcache.demand_mshr_miss_latency::cpu.data 56212862378 # number of demand (read+write) MSHR miss cycles 1019system.cpu.dcache.demand_mshr_miss_latency::total 56212862378 # number of demand (read+write) MSHR miss cycles 1020system.cpu.dcache.overall_mshr_miss_latency::cpu.data 56212862378 # number of overall MSHR miss cycles 1021system.cpu.dcache.overall_mshr_miss_latency::total 56212862378 # number of overall MSHR miss cycles 1022system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.007275 # mshr miss rate for ReadReq accesses 1023system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.007275 # mshr miss rate for ReadReq accesses 1024system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006384 # mshr miss rate for WriteReq accesses 1025system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006384 # mshr miss rate for WriteReq accesses 1026system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006936 # mshr miss rate for demand accesses 1027system.cpu.dcache.demand_mshr_miss_rate::total 0.006936 # mshr miss rate for demand accesses 1028system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006936 # mshr miss rate for overall accesses 1029system.cpu.dcache.overall_mshr_miss_rate::total 0.006936 # mshr miss rate for overall accesses 1030system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 17344.243659 # average ReadReq mshr miss latency 1031system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17344.243659 # average ReadReq mshr miss latency 1032system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 26844.257554 # average WriteReq mshr miss latency 1033system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26844.257554 # average WriteReq mshr miss latency 1034system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20670.513632 # average overall mshr miss latency 1035system.cpu.dcache.demand_avg_mshr_miss_latency::total 20670.513632 # average overall mshr miss latency 1036system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20670.513632 # average overall mshr miss latency 1037system.cpu.dcache.overall_avg_mshr_miss_latency::total 20670.513632 # average overall mshr miss latency 1038system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 1039 1040---------- End Simulation Statistics ---------- 1041