stats.txt revision 11680
111507SCurtis.Dunham@arm.com 211507SCurtis.Dunham@arm.com---------- Begin Simulation Statistics ---------- 311680SCurtis.Dunham@arm.comsim_seconds 0.236034 # Number of seconds simulated 411680SCurtis.Dunham@arm.comsim_ticks 236034256000 # Number of ticks simulated 511680SCurtis.Dunham@arm.comfinal_tick 236034256000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 611507SCurtis.Dunham@arm.comsim_freq 1000000000000 # Frequency of simulated ticks 711680SCurtis.Dunham@arm.comhost_inst_rate 147811 # Simulator instruction rate (inst/s) 811680SCurtis.Dunham@arm.comhost_op_rate 160132 # Simulator op (including micro ops) rate (op/s) 911680SCurtis.Dunham@arm.comhost_tick_rate 69053974 # Simulator tick rate (ticks/s) 1011680SCurtis.Dunham@arm.comhost_mem_usage 301356 # Number of bytes of host memory used 1111680SCurtis.Dunham@arm.comhost_seconds 3418.11 # Real time elapsed on the host 1211507SCurtis.Dunham@arm.comsim_insts 505234934 # Number of instructions simulated 1311507SCurtis.Dunham@arm.comsim_ops 547348155 # Number of ops (including micro ops) simulated 1411507SCurtis.Dunham@arm.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1511507SCurtis.Dunham@arm.comsystem.clk_domain.clock 1000 # Clock period in ticks 1611680SCurtis.Dunham@arm.comsystem.physmem.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states 1711680SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu.inst 637184 # Number of bytes read from this memory 1811680SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu.data 10497472 # Number of bytes read from this memory 1911680SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu.l2cache.prefetcher 16389440 # Number of bytes read from this memory 2011680SCurtis.Dunham@arm.comsystem.physmem.bytes_read::total 27524096 # Number of bytes read from this memory 2111680SCurtis.Dunham@arm.comsystem.physmem.bytes_inst_read::cpu.inst 637184 # Number of instructions bytes read from this memory 2211680SCurtis.Dunham@arm.comsystem.physmem.bytes_inst_read::total 637184 # Number of instructions bytes read from this memory 2311680SCurtis.Dunham@arm.comsystem.physmem.bytes_written::writebacks 18641536 # Number of bytes written to this memory 2411680SCurtis.Dunham@arm.comsystem.physmem.bytes_written::total 18641536 # Number of bytes written to this memory 2511680SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu.inst 9956 # Number of read requests responded to by this memory 2611680SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu.data 164023 # Number of read requests responded to by this memory 2711680SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu.l2cache.prefetcher 256085 # Number of read requests responded to by this memory 2811680SCurtis.Dunham@arm.comsystem.physmem.num_reads::total 430064 # Number of read requests responded to by this memory 2911680SCurtis.Dunham@arm.comsystem.physmem.num_writes::writebacks 291274 # Number of write requests responded to by this memory 3011680SCurtis.Dunham@arm.comsystem.physmem.num_writes::total 291274 # Number of write requests responded to by this memory 3111680SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu.inst 2699540 # Total read bandwidth from this memory (bytes/s) 3211680SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu.data 44474358 # Total read bandwidth from this memory (bytes/s) 3311680SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu.l2cache.prefetcher 69436701 # Total read bandwidth from this memory (bytes/s) 3411680SCurtis.Dunham@arm.comsystem.physmem.bw_read::total 116610599 # Total read bandwidth from this memory (bytes/s) 3511680SCurtis.Dunham@arm.comsystem.physmem.bw_inst_read::cpu.inst 2699540 # Instruction read bandwidth from this memory (bytes/s) 3611680SCurtis.Dunham@arm.comsystem.physmem.bw_inst_read::total 2699540 # Instruction read bandwidth from this memory (bytes/s) 3711680SCurtis.Dunham@arm.comsystem.physmem.bw_write::writebacks 78978095 # Write bandwidth from this memory (bytes/s) 3811680SCurtis.Dunham@arm.comsystem.physmem.bw_write::total 78978095 # Write bandwidth from this memory (bytes/s) 3911680SCurtis.Dunham@arm.comsystem.physmem.bw_total::writebacks 78978095 # Total bandwidth to/from this memory (bytes/s) 4011680SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu.inst 2699540 # Total bandwidth to/from this memory (bytes/s) 4111680SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu.data 44474358 # Total bandwidth to/from this memory (bytes/s) 4211680SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu.l2cache.prefetcher 69436701 # Total bandwidth to/from this memory (bytes/s) 4311680SCurtis.Dunham@arm.comsystem.physmem.bw_total::total 195588695 # Total bandwidth to/from this memory (bytes/s) 4411680SCurtis.Dunham@arm.comsystem.physmem.readReqs 430064 # Number of read requests accepted 4511680SCurtis.Dunham@arm.comsystem.physmem.writeReqs 291274 # Number of write requests accepted 4611680SCurtis.Dunham@arm.comsystem.physmem.readBursts 430064 # Number of DRAM read bursts, including those serviced by the write queue 4711680SCurtis.Dunham@arm.comsystem.physmem.writeBursts 291274 # Number of DRAM write bursts, including those merged in the write queue 4811680SCurtis.Dunham@arm.comsystem.physmem.bytesReadDRAM 27360896 # Total number of bytes read from DRAM 4911680SCurtis.Dunham@arm.comsystem.physmem.bytesReadWrQ 163200 # Total number of bytes read from write queue 5011680SCurtis.Dunham@arm.comsystem.physmem.bytesWritten 18638848 # Total number of bytes written to DRAM 5111680SCurtis.Dunham@arm.comsystem.physmem.bytesReadSys 27524096 # Total read bytes from the system interface side 5211680SCurtis.Dunham@arm.comsystem.physmem.bytesWrittenSys 18641536 # Total written bytes from the system interface side 5311680SCurtis.Dunham@arm.comsystem.physmem.servicedByWrQ 2550 # Number of DRAM read bursts serviced by the write queue 5411680SCurtis.Dunham@arm.comsystem.physmem.mergedWrBursts 11 # Number of DRAM write bursts merged with an existing one 5511507SCurtis.Dunham@arm.comsystem.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 5611680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::0 27217 # Per bank write bursts 5711680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::1 26580 # Per bank write bursts 5811680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::2 25459 # Per bank write bursts 5911680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::3 32933 # Per bank write bursts 6011680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::4 28005 # Per bank write bursts 6111680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::5 30095 # Per bank write bursts 6211680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::6 25324 # Per bank write bursts 6311680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::7 24336 # Per bank write bursts 6411680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::8 25637 # Per bank write bursts 6511680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::9 25661 # Per bank write bursts 6611680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::10 25768 # Per bank write bursts 6711680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::11 26242 # Per bank write bursts 6811680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::12 27581 # Per bank write bursts 6911680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::13 26014 # Per bank write bursts 7011680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::14 24864 # Per bank write bursts 7111680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::15 25798 # Per bank write bursts 7211680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::0 18651 # Per bank write bursts 7311680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::1 18268 # Per bank write bursts 7411680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::2 17926 # Per bank write bursts 7511680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::3 17983 # Per bank write bursts 7611680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::4 18558 # Per bank write bursts 7711680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::5 18375 # Per bank write bursts 7811680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::6 17786 # Per bank write bursts 7911680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::7 17681 # Per bank write bursts 8011680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::8 18027 # Per bank write bursts 8111680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::9 17737 # Per bank write bursts 8211680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::10 18114 # Per bank write bursts 8311680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::11 18781 # Per bank write bursts 8411680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::12 18716 # Per bank write bursts 8511680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::13 18163 # Per bank write bursts 8611680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::14 18303 # Per bank write bursts 8711680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::15 18163 # Per bank write bursts 8811507SCurtis.Dunham@arm.comsystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 8911507SCurtis.Dunham@arm.comsystem.physmem.numWrRetry 0 # Number of times write queue was full causing retry 9011680SCurtis.Dunham@arm.comsystem.physmem.totGap 236034203500 # Total gap between requests 9111507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::0 0 # Read request sizes (log2) 9211507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::1 0 # Read request sizes (log2) 9311507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::2 0 # Read request sizes (log2) 9411507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::3 0 # Read request sizes (log2) 9511507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::4 0 # Read request sizes (log2) 9611507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::5 0 # Read request sizes (log2) 9711680SCurtis.Dunham@arm.comsystem.physmem.readPktSize::6 430064 # Read request sizes (log2) 9811507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::0 0 # Write request sizes (log2) 9911507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::1 0 # Write request sizes (log2) 10011507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::2 0 # Write request sizes (log2) 10111507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::3 0 # Write request sizes (log2) 10211507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::4 0 # Write request sizes (log2) 10311507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::5 0 # Write request sizes (log2) 10411680SCurtis.Dunham@arm.comsystem.physmem.writePktSize::6 291274 # Write request sizes (log2) 10511680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::0 318869 # What read queue length does an incoming req see 10611680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::1 60281 # What read queue length does an incoming req see 10711680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::2 13267 # What read queue length does an incoming req see 10811680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::3 8983 # What read queue length does an incoming req see 10911680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::4 7229 # What read queue length does an incoming req see 11011680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::5 6032 # What read queue length does an incoming req see 11111680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::6 5148 # What read queue length does an incoming req see 11211680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::7 4295 # What read queue length does an incoming req see 11311680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::8 3299 # What read queue length does an incoming req see 11411680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::9 63 # What read queue length does an incoming req see 11511680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::10 23 # What read queue length does an incoming req see 11611680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::11 12 # What read queue length does an incoming req see 11711680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::12 8 # What read queue length does an incoming req see 11811680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::13 5 # What read queue length does an incoming req see 11911507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 12011507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 12111507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 12211507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 12311507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 12411507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 12511507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 12611507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 12711507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 12811507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 12911507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 13011507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 13111507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 13211507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 13311507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 13411507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 13511507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 13611507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 13711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see 13811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see 13911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see 14011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see 14111507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see 14211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see 14311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see 14411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 14511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 14611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 14711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 14811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 14911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 15011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 15111507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see 15211680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::15 6756 # What write queue length does an incoming req see 15311680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::16 7242 # What write queue length does an incoming req see 15411680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::17 12113 # What write queue length does an incoming req see 15511680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::18 14851 # What write queue length does an incoming req see 15611680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::19 16256 # What write queue length does an incoming req see 15711680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::20 16916 # What write queue length does an incoming req see 15811680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::21 17294 # What write queue length does an incoming req see 15911680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::22 17615 # What write queue length does an incoming req see 16011680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::23 17892 # What write queue length does an incoming req see 16111680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::24 18128 # What write queue length does an incoming req see 16211680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::25 18323 # What write queue length does an incoming req see 16311680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::26 18440 # What write queue length does an incoming req see 16411680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::27 18551 # What write queue length does an incoming req see 16511680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::28 18644 # What write queue length does an incoming req see 16611680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::29 18821 # What write queue length does an incoming req see 16711680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::30 18548 # What write queue length does an incoming req see 16811680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::31 17432 # What write queue length does an incoming req see 16911680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::32 17189 # What write queue length does an incoming req see 17011680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::33 149 # What write queue length does an incoming req see 17111680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::34 50 # What write queue length does an incoming req see 17211606Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::35 23 # What write queue length does an incoming req see 17311680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::36 9 # What write queue length does an incoming req see 17411680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::37 5 # What write queue length does an incoming req see 17511680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::38 1 # What write queue length does an incoming req see 17611680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see 17711680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see 17811680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see 17911680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see 18011680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see 18111680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see 18211680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see 18311680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see 18411680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see 18511680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see 18611680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see 18711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see 18811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see 18911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see 19011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see 19111507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see 19211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see 19311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see 19411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see 19511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see 19611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see 19711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see 19811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see 19911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see 20011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see 20111680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::samples 329061 # Bytes accessed per row activation 20211680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::mean 139.787432 # Bytes accessed per row activation 20311680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::gmean 98.478985 # Bytes accessed per row activation 20411680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::stdev 178.644390 # Bytes accessed per row activation 20511680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::0-127 210353 63.93% 63.93% # Bytes accessed per row activation 20611680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::128-255 79320 24.10% 88.03% # Bytes accessed per row activation 20711680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::256-383 14852 4.51% 92.54% # Bytes accessed per row activation 20811680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::384-511 7229 2.20% 94.74% # Bytes accessed per row activation 20911680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::512-639 4899 1.49% 96.23% # Bytes accessed per row activation 21011680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::640-767 2483 0.75% 96.98% # Bytes accessed per row activation 21111680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::768-895 1823 0.55% 97.54% # Bytes accessed per row activation 21211680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::896-1023 1564 0.48% 98.01% # Bytes accessed per row activation 21311680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::1024-1151 6538 1.99% 100.00% # Bytes accessed per row activation 21411680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::total 329061 # Bytes accessed per row activation 21511680SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::samples 17032 # Reads before turning the bus around for writes 21611680SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::mean 25.095820 # Reads before turning the bus around for writes 21711680SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::stdev 145.258821 # Reads before turning the bus around for writes 21811680SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::0-1023 17030 99.99% 99.99% # Reads before turning the bus around for writes 21911507SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::1024-2047 1 0.01% 99.99% # Reads before turning the bus around for writes 22011507SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::18432-19455 1 0.01% 100.00% # Reads before turning the bus around for writes 22111680SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::total 17032 # Reads before turning the bus around for writes 22211680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::samples 17032 # Writes before turning the bus around for reads 22311680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::mean 17.099108 # Writes before turning the bus around for reads 22411680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::gmean 17.028520 # Writes before turning the bus around for reads 22511680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::stdev 1.818567 # Writes before turning the bus around for reads 22611680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::16-17 10039 58.94% 58.94% # Writes before turning the bus around for reads 22711680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::18-19 6203 36.42% 95.36% # Writes before turning the bus around for reads 22811680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::20-21 545 3.20% 98.56% # Writes before turning the bus around for reads 22911680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::22-23 139 0.82% 99.38% # Writes before turning the bus around for reads 23011680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::24-25 59 0.35% 99.72% # Writes before turning the bus around for reads 23111680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::26-27 18 0.11% 99.83% # Writes before turning the bus around for reads 23211680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::28-29 9 0.05% 99.88% # Writes before turning the bus around for reads 23311680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::30-31 2 0.01% 99.89% # Writes before turning the bus around for reads 23411680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::32-33 2 0.01% 99.91% # Writes before turning the bus around for reads 23511680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::34-35 2 0.01% 99.92% # Writes before turning the bus around for reads 23611680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::36-37 3 0.02% 99.94% # Writes before turning the bus around for reads 23711680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::38-39 5 0.03% 99.96% # Writes before turning the bus around for reads 23811680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::40-41 2 0.01% 99.98% # Writes before turning the bus around for reads 23911680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::60-61 2 0.01% 99.99% # Writes before turning the bus around for reads 24011680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::70-71 1 0.01% 99.99% # Writes before turning the bus around for reads 24111680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::104-105 1 0.01% 100.00% # Writes before turning the bus around for reads 24211680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::total 17032 # Writes before turning the bus around for reads 24311680SCurtis.Dunham@arm.comsystem.physmem.totQLat 14213030846 # Total ticks spent queuing 24411680SCurtis.Dunham@arm.comsystem.physmem.totMemAccLat 22228918346 # Total ticks spent from burst creation until serviced by the DRAM 24511680SCurtis.Dunham@arm.comsystem.physmem.totBusLat 2137570000 # Total ticks spent in databus transfers 24611680SCurtis.Dunham@arm.comsystem.physmem.avgQLat 33245.77 # Average queueing delay per DRAM burst 24711507SCurtis.Dunham@arm.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 24811680SCurtis.Dunham@arm.comsystem.physmem.avgMemAccLat 51995.77 # Average memory access latency per DRAM burst 24911680SCurtis.Dunham@arm.comsystem.physmem.avgRdBW 115.92 # Average DRAM read bandwidth in MiByte/s 25011680SCurtis.Dunham@arm.comsystem.physmem.avgWrBW 78.97 # Average achieved write bandwidth in MiByte/s 25111680SCurtis.Dunham@arm.comsystem.physmem.avgRdBWSys 116.61 # Average system read bandwidth in MiByte/s 25211680SCurtis.Dunham@arm.comsystem.physmem.avgWrBWSys 78.98 # Average system write bandwidth in MiByte/s 25311507SCurtis.Dunham@arm.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 25411680SCurtis.Dunham@arm.comsystem.physmem.busUtil 1.52 # Data bus utilization in percentage 25511680SCurtis.Dunham@arm.comsystem.physmem.busUtilRead 0.91 # Data bus utilization in percentage for reads 25611606Sandreas.sandberg@arm.comsystem.physmem.busUtilWrite 0.62 # Data bus utilization in percentage for writes 25711507SCurtis.Dunham@arm.comsystem.physmem.avgRdQLen 1.12 # Average read queue length when enqueuing 25811680SCurtis.Dunham@arm.comsystem.physmem.avgWrQLen 21.65 # Average write queue length when enqueuing 25911680SCurtis.Dunham@arm.comsystem.physmem.readRowHits 307655 # Number of row buffer hits during reads 26011680SCurtis.Dunham@arm.comsystem.physmem.writeRowHits 82023 # Number of row buffer hits during writes 26111680SCurtis.Dunham@arm.comsystem.physmem.readRowHitRate 71.96 # Row buffer hit rate for reads 26211680SCurtis.Dunham@arm.comsystem.physmem.writeRowHitRate 28.16 # Row buffer hit rate for writes 26311680SCurtis.Dunham@arm.comsystem.physmem.avgGap 327217.20 # Average gap between requests 26411680SCurtis.Dunham@arm.comsystem.physmem.pageHitRate 54.21 # Row buffer hit rate, read and write combined 26511680SCurtis.Dunham@arm.comsystem.physmem_0.actEnergy 1196014260 # Energy for activate commands per rank (pJ) 26611680SCurtis.Dunham@arm.comsystem.physmem_0.preEnergy 635677680 # Energy for precharge commands per rank (pJ) 26711680SCurtis.Dunham@arm.comsystem.physmem_0.readEnergy 1570435860 # Energy for read commands per rank (pJ) 26811680SCurtis.Dunham@arm.comsystem.physmem_0.writeEnergy 758090160 # Energy for write commands per rank (pJ) 26911680SCurtis.Dunham@arm.comsystem.physmem_0.refreshEnergy 15730481520.000004 # Energy for refresh commands per rank (pJ) 27011680SCurtis.Dunham@arm.comsystem.physmem_0.actBackEnergy 13398551100 # Energy for active background per rank (pJ) 27111680SCurtis.Dunham@arm.comsystem.physmem_0.preBackEnergy 618704160 # Energy for precharge background per rank (pJ) 27211680SCurtis.Dunham@arm.comsystem.physmem_0.actPowerDownEnergy 46181225010 # Energy for active power-down per rank (pJ) 27311680SCurtis.Dunham@arm.comsystem.physmem_0.prePowerDownEnergy 17503538880 # Energy for precharge power-down per rank (pJ) 27411680SCurtis.Dunham@arm.comsystem.physmem_0.selfRefreshEnergy 15597346500 # Energy for self refresh per rank (pJ) 27511680SCurtis.Dunham@arm.comsystem.physmem_0.totalEnergy 113194744170 # Total energy per rank (pJ) 27611680SCurtis.Dunham@arm.comsystem.physmem_0.averagePower 479.569128 # Core power per rank (mW) 27711680SCurtis.Dunham@arm.comsystem.physmem_0.totalIdleTime 205028158054 # Total Idle time Per DRAM Rank 27811680SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::IDLE 920292705 # Time in different power states 27911680SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::REF 6672444000 # Time in different power states 28011680SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::SREF 58173065750 # Time in different power states 28111680SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::PRE_PDN 45581110454 # Time in different power states 28211680SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::ACT 23413245991 # Time in different power states 28311680SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::ACT_PDN 101274097100 # Time in different power states 28411680SCurtis.Dunham@arm.comsystem.physmem_1.actEnergy 1153531260 # Energy for activate commands per rank (pJ) 28511680SCurtis.Dunham@arm.comsystem.physmem_1.preEnergy 613108815 # Energy for precharge commands per rank (pJ) 28611680SCurtis.Dunham@arm.comsystem.physmem_1.readEnergy 1482014100 # Energy for read commands per rank (pJ) 28711680SCurtis.Dunham@arm.comsystem.physmem_1.writeEnergy 762140880 # Energy for write commands per rank (pJ) 28811680SCurtis.Dunham@arm.comsystem.physmem_1.refreshEnergy 15061753200.000004 # Energy for refresh commands per rank (pJ) 28911680SCurtis.Dunham@arm.comsystem.physmem_1.actBackEnergy 13366111830 # Energy for active background per rank (pJ) 29011680SCurtis.Dunham@arm.comsystem.physmem_1.preBackEnergy 607264320 # Energy for precharge background per rank (pJ) 29111680SCurtis.Dunham@arm.comsystem.physmem_1.actPowerDownEnergy 42525061470 # Energy for active power-down per rank (pJ) 29211680SCurtis.Dunham@arm.comsystem.physmem_1.prePowerDownEnergy 17168834400 # Energy for precharge power-down per rank (pJ) 29311680SCurtis.Dunham@arm.comsystem.physmem_1.selfRefreshEnergy 17794675410 # Energy for self refresh per rank (pJ) 29411680SCurtis.Dunham@arm.comsystem.physmem_1.totalEnergy 110539948695 # Total energy per rank (pJ) 29511680SCurtis.Dunham@arm.comsystem.physmem_1.averagePower 468.321620 # Core power per rank (mW) 29611680SCurtis.Dunham@arm.comsystem.physmem_1.totalIdleTime 205130134268 # Total Idle time Per DRAM Rank 29711680SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::IDLE 923619714 # Time in different power states 29811680SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::REF 6390116000 # Time in different power states 29911680SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::SREF 67161872750 # Time in different power states 30011680SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::PRE_PDN 44710479181 # Time in different power states 30111680SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::ACT 23590386018 # Time in different power states 30211680SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::ACT_PDN 93257782337 # Time in different power states 30311680SCurtis.Dunham@arm.comsystem.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states 30411680SCurtis.Dunham@arm.comsystem.cpu.branchPred.lookups 174591760 # Number of BP lookups 30511680SCurtis.Dunham@arm.comsystem.cpu.branchPred.condPredicted 131058406 # Number of conditional branches predicted 30611680SCurtis.Dunham@arm.comsystem.cpu.branchPred.condIncorrect 7233420 # Number of conditional branches incorrect 30711680SCurtis.Dunham@arm.comsystem.cpu.branchPred.BTBLookups 90376052 # Number of BTB lookups 30811680SCurtis.Dunham@arm.comsystem.cpu.branchPred.BTBHits 79001018 # Number of BTB hits 30911507SCurtis.Dunham@arm.comsystem.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 31011680SCurtis.Dunham@arm.comsystem.cpu.branchPred.BTBHitPct 87.413664 # BTB Hit Percentage 31111680SCurtis.Dunham@arm.comsystem.cpu.branchPred.usedRAS 12105632 # Number of times the RAS was used to get a target. 31211680SCurtis.Dunham@arm.comsystem.cpu.branchPred.RASInCorrect 104483 # Number of incorrect RAS predictions. 31311680SCurtis.Dunham@arm.comsystem.cpu.branchPred.indirectLookups 4688252 # Number of indirect predictor lookups. 31411680SCurtis.Dunham@arm.comsystem.cpu.branchPred.indirectHits 4674256 # Number of indirect target hits. 31511680SCurtis.Dunham@arm.comsystem.cpu.branchPred.indirectMisses 13996 # Number of indirect misses. 31611680SCurtis.Dunham@arm.comsystem.cpu.branchPredindirectMispredicted 53921 # Number of mispredicted indirect branches. 31711507SCurtis.Dunham@arm.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 31811680SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states 31911507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 32011507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 32111507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 32211507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 32311507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 32411507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 32511507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 32611507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 32711507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 32811507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 32911507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 33011507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 33111507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 33211507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 33311507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 33411507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 33511507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 33611507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 33711507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 33811507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 33911507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 34011507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 34111507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 34211507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 34311507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 34411507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 34511507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 34611507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 34711507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 34811680SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states 34911507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walks 0 # Table walker walks requested 35011507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 35111507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 35211507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 35311507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 35411507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 35511507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 35611507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 35711507SCurtis.Dunham@arm.comsystem.cpu.dtb.inst_hits 0 # ITB inst hits 35811507SCurtis.Dunham@arm.comsystem.cpu.dtb.inst_misses 0 # ITB inst misses 35911507SCurtis.Dunham@arm.comsystem.cpu.dtb.read_hits 0 # DTB read hits 36011507SCurtis.Dunham@arm.comsystem.cpu.dtb.read_misses 0 # DTB read misses 36111507SCurtis.Dunham@arm.comsystem.cpu.dtb.write_hits 0 # DTB write hits 36211507SCurtis.Dunham@arm.comsystem.cpu.dtb.write_misses 0 # DTB write misses 36311507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed 36411507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 36511507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 36611507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 36711507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB 36811507SCurtis.Dunham@arm.comsystem.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 36911507SCurtis.Dunham@arm.comsystem.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch 37011507SCurtis.Dunham@arm.comsystem.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 37111507SCurtis.Dunham@arm.comsystem.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions 37211507SCurtis.Dunham@arm.comsystem.cpu.dtb.read_accesses 0 # DTB read accesses 37311507SCurtis.Dunham@arm.comsystem.cpu.dtb.write_accesses 0 # DTB write accesses 37411507SCurtis.Dunham@arm.comsystem.cpu.dtb.inst_accesses 0 # ITB inst accesses 37511507SCurtis.Dunham@arm.comsystem.cpu.dtb.hits 0 # DTB hits 37611507SCurtis.Dunham@arm.comsystem.cpu.dtb.misses 0 # DTB misses 37711507SCurtis.Dunham@arm.comsystem.cpu.dtb.accesses 0 # DTB accesses 37811680SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states 37911507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 38011507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 38111507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 38211507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 38311507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 38411507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 38511507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 38611507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 38711507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 38811507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 38911507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 39011507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 39111507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 39211507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 39311507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 39411507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 39511507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 39611507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 39711507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 39811507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 39911507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 40011507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 40111507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 40211507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 40311507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 40411507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 40511507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits 40611507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses 40711507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 40811680SCurtis.Dunham@arm.comsystem.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states 40911507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walks 0 # Table walker walks requested 41011507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 41111507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 41211507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 41311507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 41411507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 41511507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 41611507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 41711507SCurtis.Dunham@arm.comsystem.cpu.itb.inst_hits 0 # ITB inst hits 41811507SCurtis.Dunham@arm.comsystem.cpu.itb.inst_misses 0 # ITB inst misses 41911507SCurtis.Dunham@arm.comsystem.cpu.itb.read_hits 0 # DTB read hits 42011507SCurtis.Dunham@arm.comsystem.cpu.itb.read_misses 0 # DTB read misses 42111507SCurtis.Dunham@arm.comsystem.cpu.itb.write_hits 0 # DTB write hits 42211507SCurtis.Dunham@arm.comsystem.cpu.itb.write_misses 0 # DTB write misses 42311507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed 42411507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 42511507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 42611507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 42711507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB 42811507SCurtis.Dunham@arm.comsystem.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 42911507SCurtis.Dunham@arm.comsystem.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 43011507SCurtis.Dunham@arm.comsystem.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 43111507SCurtis.Dunham@arm.comsystem.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 43211507SCurtis.Dunham@arm.comsystem.cpu.itb.read_accesses 0 # DTB read accesses 43311507SCurtis.Dunham@arm.comsystem.cpu.itb.write_accesses 0 # DTB write accesses 43411507SCurtis.Dunham@arm.comsystem.cpu.itb.inst_accesses 0 # ITB inst accesses 43511507SCurtis.Dunham@arm.comsystem.cpu.itb.hits 0 # DTB hits 43611507SCurtis.Dunham@arm.comsystem.cpu.itb.misses 0 # DTB misses 43711507SCurtis.Dunham@arm.comsystem.cpu.itb.accesses 0 # DTB accesses 43811507SCurtis.Dunham@arm.comsystem.cpu.workload.num_syscalls 548 # Number of system calls 43911680SCurtis.Dunham@arm.comsystem.cpu.pwrStateResidencyTicks::ON 236034256000 # Cumulative time (in ticks) in various power states 44011680SCurtis.Dunham@arm.comsystem.cpu.numCycles 472068513 # number of cpu cycles simulated 44111507SCurtis.Dunham@arm.comsystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 44211507SCurtis.Dunham@arm.comsystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 44311680SCurtis.Dunham@arm.comsystem.cpu.fetch.icacheStallCycles 7651832 # Number of cycles fetch is stalled on an Icache miss 44411680SCurtis.Dunham@arm.comsystem.cpu.fetch.Insts 727514898 # Number of instructions fetch has processed 44511680SCurtis.Dunham@arm.comsystem.cpu.fetch.Branches 174591760 # Number of branches that fetch encountered 44611680SCurtis.Dunham@arm.comsystem.cpu.fetch.predictedBranches 95780906 # Number of branches that fetch has predicted taken 44711680SCurtis.Dunham@arm.comsystem.cpu.fetch.Cycles 456008633 # Number of cycles fetch has run and was not squashing or blocked 44811680SCurtis.Dunham@arm.comsystem.cpu.fetch.SquashCycles 14520873 # Number of cycles fetch has spent squashing 44911680SCurtis.Dunham@arm.comsystem.cpu.fetch.MiscStallCycles 8018 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 45011680SCurtis.Dunham@arm.comsystem.cpu.fetch.PendingTrapStallCycles 72 # Number of stall cycles due to pending traps 45111680SCurtis.Dunham@arm.comsystem.cpu.fetch.IcacheWaitRetryStallCycles 15159 # Number of stall cycles due to full MSHR 45211680SCurtis.Dunham@arm.comsystem.cpu.fetch.CacheLines 235276766 # Number of cache lines fetched 45311680SCurtis.Dunham@arm.comsystem.cpu.fetch.IcacheSquashes 36821 # Number of outstanding Icache misses that were squashed 45411680SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::samples 470944150 # Number of instructions fetched each cycle (Total) 45511680SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::mean 1.672513 # Number of instructions fetched each cycle (Total) 45611680SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::stdev 1.189889 # Number of instructions fetched each cycle (Total) 45711507SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 45811680SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::0 101233581 21.50% 21.50% # Number of instructions fetched each cycle (Total) 45911680SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::1 132057346 28.04% 49.54% # Number of instructions fetched each cycle (Total) 46011680SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::2 57356975 12.18% 61.72% # Number of instructions fetched each cycle (Total) 46111680SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::3 180296248 38.28% 100.00% # Number of instructions fetched each cycle (Total) 46211507SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 46311507SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 46411507SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total) 46511680SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::total 470944150 # Number of instructions fetched each cycle (Total) 46611680SCurtis.Dunham@arm.comsystem.cpu.fetch.branchRate 0.369844 # Number of branch fetches per cycle 46711680SCurtis.Dunham@arm.comsystem.cpu.fetch.rate 1.541121 # Number of inst fetches per cycle 46811680SCurtis.Dunham@arm.comsystem.cpu.decode.IdleCycles 32549558 # Number of cycles decode is idle 46911680SCurtis.Dunham@arm.comsystem.cpu.decode.BlockedCycles 125926098 # Number of cycles decode is blocked 47011680SCurtis.Dunham@arm.comsystem.cpu.decode.RunCycles 282874913 # Number of cycles decode is running 47111680SCurtis.Dunham@arm.comsystem.cpu.decode.UnblockCycles 22821432 # Number of cycles decode is unblocking 47211680SCurtis.Dunham@arm.comsystem.cpu.decode.SquashCycles 6772149 # Number of cycles decode is squashing 47311680SCurtis.Dunham@arm.comsystem.cpu.decode.BranchResolved 23855969 # Number of times decode resolved a branch 47411680SCurtis.Dunham@arm.comsystem.cpu.decode.BranchMispred 495947 # Number of times decode detected a branch misprediction 47511680SCurtis.Dunham@arm.comsystem.cpu.decode.DecodedInsts 710956468 # Number of instructions handled by decode 47611680SCurtis.Dunham@arm.comsystem.cpu.decode.SquashedInsts 29088219 # Number of squashed instructions handled by decode 47711680SCurtis.Dunham@arm.comsystem.cpu.rename.SquashCycles 6772149 # Number of cycles rename is squashing 47811680SCurtis.Dunham@arm.comsystem.cpu.rename.IdleCycles 63367796 # Number of cycles rename is idle 47911680SCurtis.Dunham@arm.comsystem.cpu.rename.BlockCycles 61282237 # Number of cycles rename is blocking 48011680SCurtis.Dunham@arm.comsystem.cpu.rename.serializeStallCycles 40473434 # count of cycles rename stalled for serializing inst 48111680SCurtis.Dunham@arm.comsystem.cpu.rename.RunCycles 273481495 # Number of cycles rename is running 48211680SCurtis.Dunham@arm.comsystem.cpu.rename.UnblockCycles 25567039 # Number of cycles rename is unblocking 48311680SCurtis.Dunham@arm.comsystem.cpu.rename.RenamedInsts 682687004 # Number of instructions processed by rename 48411680SCurtis.Dunham@arm.comsystem.cpu.rename.SquashedInsts 12847672 # Number of squashed instructions processed by rename 48511680SCurtis.Dunham@arm.comsystem.cpu.rename.ROBFullEvents 10037372 # Number of times rename has blocked due to ROB full 48611680SCurtis.Dunham@arm.comsystem.cpu.rename.IQFullEvents 2522908 # Number of times rename has blocked due to IQ full 48711680SCurtis.Dunham@arm.comsystem.cpu.rename.LQFullEvents 1816731 # Number of times rename has blocked due to LQ full 48811680SCurtis.Dunham@arm.comsystem.cpu.rename.SQFullEvents 2323927 # Number of times rename has blocked due to SQ full 48911680SCurtis.Dunham@arm.comsystem.cpu.rename.RenamedOperands 827475029 # Number of destination operands rename has renamed 49011680SCurtis.Dunham@arm.comsystem.cpu.rename.RenameLookups 3000364097 # Number of register rename lookups that rename has made 49111680SCurtis.Dunham@arm.comsystem.cpu.rename.int_rename_lookups 718606364 # Number of integer rename lookups 49211680SCurtis.Dunham@arm.comsystem.cpu.rename.fp_rename_lookups 112 # Number of floating rename lookups 49311507SCurtis.Dunham@arm.comsystem.cpu.rename.CommittedMaps 654095674 # Number of HB maps that are committed 49411680SCurtis.Dunham@arm.comsystem.cpu.rename.UndoneMaps 173379355 # Number of HB maps that are undone due to squashing 49511680SCurtis.Dunham@arm.comsystem.cpu.rename.serializingInsts 1545861 # count of serializing insts renamed 49611680SCurtis.Dunham@arm.comsystem.cpu.rename.tempSerializingInsts 1536327 # count of temporary serializing insts renamed 49711680SCurtis.Dunham@arm.comsystem.cpu.rename.skidInsts 43857094 # count of insts added to the skid buffer 49811680SCurtis.Dunham@arm.comsystem.cpu.memDep0.insertedLoads 142358041 # Number of loads inserted to the mem dependence unit. 49911680SCurtis.Dunham@arm.comsystem.cpu.memDep0.insertedStores 67520451 # Number of stores inserted to the mem dependence unit. 50011680SCurtis.Dunham@arm.comsystem.cpu.memDep0.conflictingLoads 12908238 # Number of conflicting loads. 50111680SCurtis.Dunham@arm.comsystem.cpu.memDep0.conflictingStores 11335045 # Number of conflicting stores. 50211680SCurtis.Dunham@arm.comsystem.cpu.iq.iqInstsAdded 664745436 # Number of instructions added to the IQ (excludes non-spec) 50311680SCurtis.Dunham@arm.comsystem.cpu.iq.iqNonSpecInstsAdded 2979378 # Number of non-speculative instructions added to the IQ 50411680SCurtis.Dunham@arm.comsystem.cpu.iq.iqInstsIssued 608905066 # Number of instructions issued 50511680SCurtis.Dunham@arm.comsystem.cpu.iq.iqSquashedInstsIssued 5749480 # Number of squashed instructions issued 50611680SCurtis.Dunham@arm.comsystem.cpu.iq.iqSquashedInstsExamined 120376659 # Number of squashed instructions iterated over during squash; mainly for profiling 50711680SCurtis.Dunham@arm.comsystem.cpu.iq.iqSquashedOperandsExamined 306522000 # Number of squashed operands that are examined and possibly removed from graph 50811680SCurtis.Dunham@arm.comsystem.cpu.iq.iqSquashedNonSpecRemoved 1746 # Number of squashed non-spec instructions that were removed 50911680SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::samples 470944150 # Number of insts issued each cycle 51011680SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::mean 1.292945 # Number of insts issued each cycle 51111680SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::stdev 1.104492 # Number of insts issued each cycle 51211507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 51311680SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::0 154541552 32.82% 32.82% # Number of insts issued each cycle 51411680SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::1 100868277 21.42% 54.23% # Number of insts issued each cycle 51511680SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::2 145535828 30.90% 85.14% # Number of insts issued each cycle 51611680SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::3 63029448 13.38% 98.52% # Number of insts issued each cycle 51711680SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::4 6968436 1.48% 100.00% # Number of insts issued each cycle 51811680SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::5 609 0.00% 100.00% # Number of insts issued each cycle 51911507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle 52011507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle 52111507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle 52211507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 52311507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 52411507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle 52511680SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::total 470944150 # Number of insts issued each cycle 52611507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 52711680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::IntAlu 71902487 53.13% 53.13% # attempts to use FU when none available 52811680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::IntMult 30 0.00% 53.13% # attempts to use FU when none available 52911680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::IntDiv 0 0.00% 53.13% # attempts to use FU when none available 53011680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::FloatAdd 0 0.00% 53.13% # attempts to use FU when none available 53111680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::FloatCmp 0 0.00% 53.13% # attempts to use FU when none available 53211680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::FloatCvt 0 0.00% 53.13% # attempts to use FU when none available 53311680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::FloatMult 0 0.00% 53.13% # attempts to use FU when none available 53411680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::FloatDiv 0 0.00% 53.13% # attempts to use FU when none available 53511680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::FloatSqrt 0 0.00% 53.13% # attempts to use FU when none available 53611680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdAdd 0 0.00% 53.13% # attempts to use FU when none available 53711680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdAddAcc 0 0.00% 53.13% # attempts to use FU when none available 53811680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdAlu 0 0.00% 53.13% # attempts to use FU when none available 53911680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdCmp 0 0.00% 53.13% # attempts to use FU when none available 54011680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdCvt 0 0.00% 53.13% # attempts to use FU when none available 54111680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdMisc 0 0.00% 53.13% # attempts to use FU when none available 54211680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdMult 0 0.00% 53.13% # attempts to use FU when none available 54311680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdMultAcc 0 0.00% 53.13% # attempts to use FU when none available 54411680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdShift 0 0.00% 53.13% # attempts to use FU when none available 54511680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 53.13% # attempts to use FU when none available 54611680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdSqrt 0 0.00% 53.13% # attempts to use FU when none available 54711680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 53.13% # attempts to use FU when none available 54811680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 53.13% # attempts to use FU when none available 54911680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 53.13% # attempts to use FU when none available 55011680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 53.13% # attempts to use FU when none available 55111680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 53.13% # attempts to use FU when none available 55211680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 53.13% # attempts to use FU when none available 55311680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatMult 0 0.00% 53.13% # attempts to use FU when none available 55411680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 53.13% # attempts to use FU when none available 55511680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 53.13% # attempts to use FU when none available 55611680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::MemRead 44305814 32.74% 85.86% # attempts to use FU when none available 55711680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::MemWrite 19132145 14.14% 100.00% # attempts to use FU when none available 55811507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 55911507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 56011507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued 56111680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::IntAlu 412584657 67.76% 67.76% # Type of FU issued 56211680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::IntMult 352207 0.06% 67.82% # Type of FU issued 56311680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.82% # Type of FU issued 56411680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::FloatAdd 0 0.00% 67.82% # Type of FU issued 56511680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.82% # Type of FU issued 56611680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.82% # Type of FU issued 56711680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.82% # Type of FU issued 56811680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.82% # Type of FU issued 56911680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.82% # Type of FU issued 57011680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.82% # Type of FU issued 57111680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.82% # Type of FU issued 57211680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.82% # Type of FU issued 57311680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.82% # Type of FU issued 57411680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.82% # Type of FU issued 57511680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.82% # Type of FU issued 57611680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.82% # Type of FU issued 57711680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.82% # Type of FU issued 57811680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.82% # Type of FU issued 57911680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.82% # Type of FU issued 58011680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.82% # Type of FU issued 58111680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.82% # Type of FU issued 58211680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.82% # Type of FU issued 58311680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.82% # Type of FU issued 58411680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.82% # Type of FU issued 58511680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.82% # Type of FU issued 58611680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMisc 3 0.00% 67.82% # Type of FU issued 58711680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.82% # Type of FU issued 58811680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.82% # Type of FU issued 58911680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.82% # Type of FU issued 59011680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::MemRead 133573210 21.94% 89.75% # Type of FU issued 59111680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::MemWrite 62394989 10.25% 100.00% # Type of FU issued 59211507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 59311507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 59411680SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::total 608905066 # Type of FU issued 59511680SCurtis.Dunham@arm.comsystem.cpu.iq.rate 1.289866 # Inst issue rate 59611680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_busy_cnt 135340476 # FU busy when requested 59711680SCurtis.Dunham@arm.comsystem.cpu.iq.fu_busy_rate 0.222269 # FU busy rate (busy events/executed inst) 59811680SCurtis.Dunham@arm.comsystem.cpu.iq.int_inst_queue_reads 1829844132 # Number of integer instruction queue reads 59911680SCurtis.Dunham@arm.comsystem.cpu.iq.int_inst_queue_writes 788130713 # Number of integer instruction queue writes 60011680SCurtis.Dunham@arm.comsystem.cpu.iq.int_inst_queue_wakeup_accesses 594185364 # Number of integer instruction queue wakeup accesses 60111680SCurtis.Dunham@arm.comsystem.cpu.iq.fp_inst_queue_reads 106 # Number of floating instruction queue reads 60211680SCurtis.Dunham@arm.comsystem.cpu.iq.fp_inst_queue_writes 88 # Number of floating instruction queue writes 60311507SCurtis.Dunham@arm.comsystem.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses 60411680SCurtis.Dunham@arm.comsystem.cpu.iq.int_alu_accesses 744245476 # Number of integer alu accesses 60511680SCurtis.Dunham@arm.comsystem.cpu.iq.fp_alu_accesses 66 # Number of floating point alu accesses 60611680SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.forwLoads 7285563 # Number of loads that had data forwarded from stores 60711507SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 60811680SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.squashedLoads 26474758 # Number of loads squashed 60911680SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.ignoredResponses 24641 # Number of memory responses ignored because the instruction is squashed 61011680SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.memOrderViolation 29761 # Number of memory ordering violations 61111680SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.squashedStores 10660231 # Number of stores squashed 61211507SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 61311507SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 61411680SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.rescheduledLoads 224867 # Number of loads that were rescheduled 61511680SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.cacheBlocked 23122 # Number of times an access to memory failed due to the cache being blocked 61611507SCurtis.Dunham@arm.comsystem.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 61711680SCurtis.Dunham@arm.comsystem.cpu.iew.iewSquashCycles 6772149 # Number of cycles IEW is squashing 61811680SCurtis.Dunham@arm.comsystem.cpu.iew.iewBlockCycles 23809987 # Number of cycles IEW is blocking 61911680SCurtis.Dunham@arm.comsystem.cpu.iew.iewUnblockCycles 977416 # Number of cycles IEW is unblocking 62011680SCurtis.Dunham@arm.comsystem.cpu.iew.iewDispatchedInsts 669217601 # Number of instructions dispatched to IQ 62111507SCurtis.Dunham@arm.comsystem.cpu.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch 62211680SCurtis.Dunham@arm.comsystem.cpu.iew.iewDispLoadInsts 142358041 # Number of dispatched load instructions 62311680SCurtis.Dunham@arm.comsystem.cpu.iew.iewDispStoreInsts 67520451 # Number of dispatched store instructions 62411680SCurtis.Dunham@arm.comsystem.cpu.iew.iewDispNonSpecInsts 1490836 # Number of dispatched non-speculative instructions 62511680SCurtis.Dunham@arm.comsystem.cpu.iew.iewIQFullEvents 256647 # Number of times the IQ has become full, causing a stall 62611680SCurtis.Dunham@arm.comsystem.cpu.iew.iewLSQFullEvents 583506 # Number of times the LSQ has become full, causing a stall 62711680SCurtis.Dunham@arm.comsystem.cpu.iew.memOrderViolationEvents 29761 # Number of memory order violations 62811680SCurtis.Dunham@arm.comsystem.cpu.iew.predictedTakenIncorrect 3591077 # Number of branches that were predicted taken incorrectly 62911680SCurtis.Dunham@arm.comsystem.cpu.iew.predictedNotTakenIncorrect 3742851 # Number of branches that were predicted not taken incorrectly 63011680SCurtis.Dunham@arm.comsystem.cpu.iew.branchMispredicts 7333928 # Number of branch mispredicts detected at execute 63111680SCurtis.Dunham@arm.comsystem.cpu.iew.iewExecutedInsts 598406414 # Number of executed instructions 63211680SCurtis.Dunham@arm.comsystem.cpu.iew.iewExecLoadInsts 129080217 # Number of load instructions executed 63311680SCurtis.Dunham@arm.comsystem.cpu.iew.iewExecSquashedInsts 10498652 # Number of squashed instructions skipped in execute 63411507SCurtis.Dunham@arm.comsystem.cpu.iew.exec_swp 0 # number of swp insts executed 63511680SCurtis.Dunham@arm.comsystem.cpu.iew.exec_nop 1492787 # number of nop insts executed 63611680SCurtis.Dunham@arm.comsystem.cpu.iew.exec_refs 189993781 # number of memory reference insts executed 63711680SCurtis.Dunham@arm.comsystem.cpu.iew.exec_branches 131261458 # Number of branches executed 63811680SCurtis.Dunham@arm.comsystem.cpu.iew.exec_stores 60913564 # Number of stores executed 63911680SCurtis.Dunham@arm.comsystem.cpu.iew.exec_rate 1.267626 # Inst execution rate 64011680SCurtis.Dunham@arm.comsystem.cpu.iew.wb_sent 595430710 # cumulative count of insts sent to commit 64111680SCurtis.Dunham@arm.comsystem.cpu.iew.wb_count 594185380 # cumulative count of insts written-back 64211680SCurtis.Dunham@arm.comsystem.cpu.iew.wb_producers 349559163 # num instructions producing a value 64311680SCurtis.Dunham@arm.comsystem.cpu.iew.wb_consumers 571371780 # num instructions consuming a value 64411680SCurtis.Dunham@arm.comsystem.cpu.iew.wb_rate 1.258685 # insts written-back per cycle 64511680SCurtis.Dunham@arm.comsystem.cpu.iew.wb_fanout 0.611789 # average fanout of values written-back 64611680SCurtis.Dunham@arm.comsystem.cpu.commit.commitSquashedInsts 107108792 # The number of squashed insts skipped by commit 64711507SCurtis.Dunham@arm.comsystem.cpu.commit.commitNonSpecStalls 2977632 # The number of times commit has been forced to stall to communicate backwards 64811680SCurtis.Dunham@arm.comsystem.cpu.commit.branchMispredicts 6745133 # The number of times a branch was mispredicted 64911680SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::samples 454284606 # Number of insts commited each cycle 65011680SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::mean 1.207816 # Number of insts commited each cycle 65111680SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::stdev 1.884395 # Number of insts commited each cycle 65211507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 65311680SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::0 225505384 49.64% 49.64% # Number of insts commited each cycle 65411680SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::1 116384460 25.62% 75.26% # Number of insts commited each cycle 65511680SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::2 43472433 9.57% 84.83% # Number of insts commited each cycle 65611680SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::3 23172184 5.10% 89.93% # Number of insts commited each cycle 65711680SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::4 11521266 2.54% 92.47% # Number of insts commited each cycle 65811680SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::5 7756423 1.71% 94.17% # Number of insts commited each cycle 65911680SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::6 8277792 1.82% 95.99% # Number of insts commited each cycle 66011680SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::7 4245082 0.93% 96.93% # Number of insts commited each cycle 66111680SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::8 13949582 3.07% 100.00% # Number of insts commited each cycle 66211507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 66311507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 66411507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 66511680SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::total 454284606 # Number of insts commited each cycle 66611507SCurtis.Dunham@arm.comsystem.cpu.commit.committedInsts 506578818 # Number of instructions committed 66711507SCurtis.Dunham@arm.comsystem.cpu.commit.committedOps 548692039 # Number of ops (including micro ops) committed 66811507SCurtis.Dunham@arm.comsystem.cpu.commit.swp_count 0 # Number of s/w prefetches committed 66911507SCurtis.Dunham@arm.comsystem.cpu.commit.refs 172743503 # Number of memory references committed 67011507SCurtis.Dunham@arm.comsystem.cpu.commit.loads 115883283 # Number of loads committed 67111507SCurtis.Dunham@arm.comsystem.cpu.commit.membars 1488542 # Number of memory barriers committed 67211507SCurtis.Dunham@arm.comsystem.cpu.commit.branches 121552863 # Number of branches committed 67311507SCurtis.Dunham@arm.comsystem.cpu.commit.fp_insts 16 # Number of committed floating point instructions. 67411507SCurtis.Dunham@arm.comsystem.cpu.commit.int_insts 448447003 # Number of committed integer instructions. 67511507SCurtis.Dunham@arm.comsystem.cpu.commit.function_calls 9757362 # Number of function calls committed. 67611507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction 67711507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::IntAlu 375609314 68.46% 68.46% # Class of committed instruction 67811507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::IntMult 339219 0.06% 68.52% # Class of committed instruction 67911507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::IntDiv 0 0.00% 68.52% # Class of committed instruction 68011507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::FloatAdd 0 0.00% 68.52% # Class of committed instruction 68111507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::FloatCmp 0 0.00% 68.52% # Class of committed instruction 68211507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::FloatCvt 0 0.00% 68.52% # Class of committed instruction 68311507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::FloatMult 0 0.00% 68.52% # Class of committed instruction 68411507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::FloatDiv 0 0.00% 68.52% # Class of committed instruction 68511507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::FloatSqrt 0 0.00% 68.52% # Class of committed instruction 68611507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdAdd 0 0.00% 68.52% # Class of committed instruction 68711507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 68.52% # Class of committed instruction 68811507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdAlu 0 0.00% 68.52% # Class of committed instruction 68911507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdCmp 0 0.00% 68.52% # Class of committed instruction 69011507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdCvt 0 0.00% 68.52% # Class of committed instruction 69111507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdMisc 0 0.00% 68.52% # Class of committed instruction 69211507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdMult 0 0.00% 68.52% # Class of committed instruction 69311507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 68.52% # Class of committed instruction 69411507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdShift 0 0.00% 68.52% # Class of committed instruction 69511507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 68.52% # Class of committed instruction 69611507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdSqrt 0 0.00% 68.52% # Class of committed instruction 69711507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 68.52% # Class of committed instruction 69811507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 68.52% # Class of committed instruction 69911507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 68.52% # Class of committed instruction 70011507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 68.52% # Class of committed instruction 70111507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 68.52% # Class of committed instruction 70211507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdFloatMisc 3 0.00% 68.52% # Class of committed instruction 70311507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 68.52% # Class of committed instruction 70411507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 68.52% # Class of committed instruction 70511507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 68.52% # Class of committed instruction 70611507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::MemRead 115883283 21.12% 89.64% # Class of committed instruction 70711507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::MemWrite 56860220 10.36% 100.00% # Class of committed instruction 70811507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 70911507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 71011507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::total 548692039 # Class of committed instruction 71111680SCurtis.Dunham@arm.comsystem.cpu.commit.bw_lim_events 13949582 # number cycles where commit BW limit reached 71211680SCurtis.Dunham@arm.comsystem.cpu.rob.rob_reads 1096128717 # The number of ROB reads 71311680SCurtis.Dunham@arm.comsystem.cpu.rob.rob_writes 1328290478 # The number of ROB writes 71411680SCurtis.Dunham@arm.comsystem.cpu.timesIdled 14613 # Number of times that the entire CPU went into an idle state and unscheduled itself 71511680SCurtis.Dunham@arm.comsystem.cpu.idleCycles 1124363 # Total number of cycles that the CPU has spent unscheduled due to idling 71611507SCurtis.Dunham@arm.comsystem.cpu.committedInsts 505234934 # Number of Instructions Simulated 71711507SCurtis.Dunham@arm.comsystem.cpu.committedOps 547348155 # Number of Ops (including micro ops) Simulated 71811680SCurtis.Dunham@arm.comsystem.cpu.cpi 0.934354 # CPI: Cycles Per Instruction 71911680SCurtis.Dunham@arm.comsystem.cpu.cpi_total 0.934354 # CPI: Total CPI of All Threads 72011680SCurtis.Dunham@arm.comsystem.cpu.ipc 1.070258 # IPC: Instructions Per Cycle 72111680SCurtis.Dunham@arm.comsystem.cpu.ipc_total 1.070258 # IPC: Total IPC of All Threads 72211680SCurtis.Dunham@arm.comsystem.cpu.int_regfile_reads 610109745 # number of integer regfile reads 72311680SCurtis.Dunham@arm.comsystem.cpu.int_regfile_writes 327329948 # number of integer regfile writes 72411507SCurtis.Dunham@arm.comsystem.cpu.fp_regfile_reads 16 # number of floating regfile reads 72511680SCurtis.Dunham@arm.comsystem.cpu.cc_regfile_reads 2166188285 # number of cc regfile reads 72611680SCurtis.Dunham@arm.comsystem.cpu.cc_regfile_writes 376531340 # number of cc regfile writes 72711680SCurtis.Dunham@arm.comsystem.cpu.misc_regfile_reads 217592371 # number of misc regfile reads 72811507SCurtis.Dunham@arm.comsystem.cpu.misc_regfile_writes 2977084 # number of misc regfile writes 72911680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states 73011680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.replacements 2817297 # number of replacements 73111680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.tagsinuse 511.628265 # Cycle average of tags in use 73211680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.total_refs 168862807 # Total number of references to valid blocks. 73311680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.sampled_refs 2817809 # Sample count of references to valid blocks. 73411680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.avg_refs 59.926988 # Average number of references to valid blocks. 73511680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.warmup_cycle 504720000 # Cycle when the warmup percentage was hit. 73611680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_blocks::cpu.data 511.628265 # Average occupied blocks per requestor 73711606Sandreas.sandberg@arm.comsystem.cpu.dcache.tags.occ_percent::cpu.data 0.999274 # Average percentage of cache occupancy 73811606Sandreas.sandberg@arm.comsystem.cpu.dcache.tags.occ_percent::total 0.999274 # Average percentage of cache occupancy 73911507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 74011680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::0 152 # Occupied blocks per task id 74111680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::1 293 # Occupied blocks per task id 74211507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::2 67 # Occupied blocks per task id 74311507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 74411680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.tag_accesses 355255813 # Number of tag accesses 74511680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.data_accesses 355255813 # Number of data accesses 74611680SCurtis.Dunham@arm.comsystem.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states 74711680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_hits::cpu.data 114160281 # number of ReadReq hits 74811680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_hits::total 114160281 # number of ReadReq hits 74911680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_hits::cpu.data 51722579 # number of WriteReq hits 75011680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_hits::total 51722579 # number of WriteReq hits 75111680SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_hits::cpu.data 2790 # number of SoftPFReq hits 75211680SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_hits::total 2790 # number of SoftPFReq hits 75311507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_hits::cpu.data 1488560 # number of LoadLockedReq hits 75411507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_hits::total 1488560 # number of LoadLockedReq hits 75511507SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_hits::cpu.data 1488541 # number of StoreCondReq hits 75611507SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_hits::total 1488541 # number of StoreCondReq hits 75711680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_hits::cpu.data 165882860 # number of demand (read+write) hits 75811680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_hits::total 165882860 # number of demand (read+write) hits 75911680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_hits::cpu.data 165885650 # number of overall hits 76011680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_hits::total 165885650 # number of overall hits 76111680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_misses::cpu.data 4839703 # number of ReadReq misses 76211680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_misses::total 4839703 # number of ReadReq misses 76311680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_misses::cpu.data 2516470 # number of WriteReq misses 76411680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_misses::total 2516470 # number of WriteReq misses 76511680SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_misses::cpu.data 12 # number of SoftPFReq misses 76611680SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_misses::total 12 # number of SoftPFReq misses 76711507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_misses::cpu.data 66 # number of LoadLockedReq misses 76811507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_misses::total 66 # number of LoadLockedReq misses 76911680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_misses::cpu.data 7356173 # number of demand (read+write) misses 77011680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_misses::total 7356173 # number of demand (read+write) misses 77111680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_misses::cpu.data 7356185 # number of overall misses 77211680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_misses::total 7356185 # number of overall misses 77311680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_latency::cpu.data 63969719500 # number of ReadReq miss cycles 77411680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_latency::total 63969719500 # number of ReadReq miss cycles 77511680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_latency::cpu.data 19897650428 # number of WriteReq miss cycles 77611680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_latency::total 19897650428 # number of WriteReq miss cycles 77711680SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 1356500 # number of LoadLockedReq miss cycles 77811680SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_miss_latency::total 1356500 # number of LoadLockedReq miss cycles 77911680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_latency::cpu.data 83867369928 # number of demand (read+write) miss cycles 78011680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_latency::total 83867369928 # number of demand (read+write) miss cycles 78111680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_latency::cpu.data 83867369928 # number of overall miss cycles 78211680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_latency::total 83867369928 # number of overall miss cycles 78311680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_accesses::cpu.data 118999984 # number of ReadReq accesses(hits+misses) 78411680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_accesses::total 118999984 # number of ReadReq accesses(hits+misses) 78511507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_accesses::cpu.data 54239049 # number of WriteReq accesses(hits+misses) 78611507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_accesses::total 54239049 # number of WriteReq accesses(hits+misses) 78711680SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_accesses::cpu.data 2802 # number of SoftPFReq accesses(hits+misses) 78811680SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_accesses::total 2802 # number of SoftPFReq accesses(hits+misses) 78911507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::cpu.data 1488626 # number of LoadLockedReq accesses(hits+misses) 79011507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::total 1488626 # number of LoadLockedReq accesses(hits+misses) 79111507SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_accesses::cpu.data 1488541 # number of StoreCondReq accesses(hits+misses) 79211507SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_accesses::total 1488541 # number of StoreCondReq accesses(hits+misses) 79311680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_accesses::cpu.data 173239033 # number of demand (read+write) accesses 79411680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_accesses::total 173239033 # number of demand (read+write) accesses 79511680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_accesses::cpu.data 173241835 # number of overall (read+write) accesses 79611680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_accesses::total 173241835 # number of overall (read+write) accesses 79711680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.040670 # miss rate for ReadReq accesses 79811680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_rate::total 0.040670 # miss rate for ReadReq accesses 79911680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.046396 # miss rate for WriteReq accesses 80011680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_rate::total 0.046396 # miss rate for WriteReq accesses 80111680SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.004283 # miss rate for SoftPFReq accesses 80211680SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_miss_rate::total 0.004283 # miss rate for SoftPFReq accesses 80311507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000044 # miss rate for LoadLockedReq accesses 80411507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_miss_rate::total 0.000044 # miss rate for LoadLockedReq accesses 80511680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_rate::cpu.data 0.042463 # miss rate for demand accesses 80611680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_rate::total 0.042463 # miss rate for demand accesses 80711680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_rate::cpu.data 0.042462 # miss rate for overall accesses 80811680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_rate::total 0.042462 # miss rate for overall accesses 80911680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13217.695280 # average ReadReq miss latency 81011680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::total 13217.695280 # average ReadReq miss latency 81111680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 7906.969059 # average WriteReq miss latency 81211680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::total 7906.969059 # average WriteReq miss latency 81311680SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 20553.030303 # average LoadLockedReq miss latency 81411680SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_avg_miss_latency::total 20553.030303 # average LoadLockedReq miss latency 81511680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_miss_latency::cpu.data 11400.951273 # average overall miss latency 81611680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_miss_latency::total 11400.951273 # average overall miss latency 81711680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_miss_latency::cpu.data 11400.932675 # average overall miss latency 81811680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_miss_latency::total 11400.932675 # average overall miss latency 81911680SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked_cycles::no_mshrs 25 # number of cycles access was blocked 82011680SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked_cycles::no_targets 1093581 # number of cycles access was blocked 82111680SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked::no_mshrs 3 # number of cycles access was blocked 82211680SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked::no_targets 221181 # number of cycles access was blocked 82311680SCurtis.Dunham@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_mshrs 8.333333 # average number of cycles each access was blocked 82411680SCurtis.Dunham@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_targets 4.944281 # average number of cycles each access was blocked 82511680SCurtis.Dunham@arm.comsystem.cpu.dcache.writebacks::writebacks 2817297 # number of writebacks 82611680SCurtis.Dunham@arm.comsystem.cpu.dcache.writebacks::total 2817297 # number of writebacks 82711680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::cpu.data 2541719 # number of ReadReq MSHR hits 82811680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::total 2541719 # number of ReadReq MSHR hits 82911680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::cpu.data 1996628 # number of WriteReq MSHR hits 83011680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::total 1996628 # number of WriteReq MSHR hits 83111507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 66 # number of LoadLockedReq MSHR hits 83211507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_hits::total 66 # number of LoadLockedReq MSHR hits 83311680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_hits::cpu.data 4538347 # number of demand (read+write) MSHR hits 83411680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_hits::total 4538347 # number of demand (read+write) MSHR hits 83511680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_hits::cpu.data 4538347 # number of overall MSHR hits 83611680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_hits::total 4538347 # number of overall MSHR hits 83711680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 2297984 # number of ReadReq MSHR misses 83811680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::total 2297984 # number of ReadReq MSHR misses 83911680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 519842 # number of WriteReq MSHR misses 84011680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::total 519842 # number of WriteReq MSHR misses 84111680SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 10 # number of SoftPFReq MSHR misses 84211680SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_misses::total 10 # number of SoftPFReq MSHR misses 84311680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_misses::cpu.data 2817826 # number of demand (read+write) MSHR misses 84411680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_misses::total 2817826 # number of demand (read+write) MSHR misses 84511680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_misses::cpu.data 2817836 # number of overall MSHR misses 84611680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_misses::total 2817836 # number of overall MSHR misses 84711680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 32775846000 # number of ReadReq MSHR miss cycles 84811680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::total 32775846000 # number of ReadReq MSHR miss cycles 84911680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4786094494 # number of WriteReq MSHR miss cycles 85011680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::total 4786094494 # number of WriteReq MSHR miss cycles 85111680SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 1244000 # number of SoftPFReq MSHR miss cycles 85211680SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_latency::total 1244000 # number of SoftPFReq MSHR miss cycles 85311680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 37561940494 # number of demand (read+write) MSHR miss cycles 85411680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::total 37561940494 # number of demand (read+write) MSHR miss cycles 85511680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 37563184494 # number of overall MSHR miss cycles 85611680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::total 37563184494 # number of overall MSHR miss cycles 85711606Sandreas.sandberg@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.019311 # mshr miss rate for ReadReq accesses 85811606Sandreas.sandberg@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::total 0.019311 # mshr miss rate for ReadReq accesses 85911507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.009584 # mshr miss rate for WriteReq accesses 86011507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::total 0.009584 # mshr miss rate for WriteReq accesses 86111680SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.003569 # mshr miss rate for SoftPFReq accesses 86211680SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.003569 # mshr miss rate for SoftPFReq accesses 86311680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.016266 # mshr miss rate for demand accesses 86411680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::total 0.016266 # mshr miss rate for demand accesses 86511606Sandreas.sandberg@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.016265 # mshr miss rate for overall accesses 86611606Sandreas.sandberg@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::total 0.016265 # mshr miss rate for overall accesses 86711680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14262.869541 # average ReadReq mshr miss latency 86811680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14262.869541 # average ReadReq mshr miss latency 86911680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 9206.825332 # average WriteReq mshr miss latency 87011680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 9206.825332 # average WriteReq mshr miss latency 87111680SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 124400 # average SoftPFReq mshr miss latency 87211680SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 124400 # average SoftPFReq mshr miss latency 87311680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13330.113532 # average overall mshr miss latency 87411680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::total 13330.113532 # average overall mshr miss latency 87511680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13330.507700 # average overall mshr miss latency 87611680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::total 13330.507700 # average overall mshr miss latency 87711680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states 87811680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.replacements 76619 # number of replacements 87911680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.tagsinuse 466.071602 # Cycle average of tags in use 88011680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.total_refs 235190778 # Total number of references to valid blocks. 88111680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.sampled_refs 77131 # Sample count of references to valid blocks. 88211680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.avg_refs 3049.238024 # Average number of references to valid blocks. 88311680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.warmup_cycle 116612189500 # Cycle when the warmup percentage was hit. 88411680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_blocks::cpu.inst 466.071602 # Average occupied blocks per requestor 88511680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_percent::cpu.inst 0.910296 # Average percentage of cache occupancy 88611680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_percent::total 0.910296 # Average percentage of cache occupancy 88711507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 88811680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::0 98 # Occupied blocks per task id 88911680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::1 261 # Occupied blocks per task id 89011680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::2 118 # Occupied blocks per task id 89111680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::3 18 # Occupied blocks per task id 89211507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::4 17 # Occupied blocks per task id 89311507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 89411680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.tag_accesses 470630395 # Number of tag accesses 89511680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.data_accesses 470630395 # Number of data accesses 89611680SCurtis.Dunham@arm.comsystem.cpu.icache.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states 89711680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_hits::cpu.inst 235190778 # number of ReadReq hits 89811680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_hits::total 235190778 # number of ReadReq hits 89911680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_hits::cpu.inst 235190778 # number of demand (read+write) hits 90011680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_hits::total 235190778 # number of demand (read+write) hits 90111680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_hits::cpu.inst 235190778 # number of overall hits 90211680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_hits::total 235190778 # number of overall hits 90311680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_misses::cpu.inst 85841 # number of ReadReq misses 90411680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_misses::total 85841 # number of ReadReq misses 90511680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_misses::cpu.inst 85841 # number of demand (read+write) misses 90611680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_misses::total 85841 # number of demand (read+write) misses 90711680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_misses::cpu.inst 85841 # number of overall misses 90811680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_misses::total 85841 # number of overall misses 90911680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_latency::cpu.inst 1941915678 # number of ReadReq miss cycles 91011680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_latency::total 1941915678 # number of ReadReq miss cycles 91111680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_latency::cpu.inst 1941915678 # number of demand (read+write) miss cycles 91211680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_latency::total 1941915678 # number of demand (read+write) miss cycles 91311680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_latency::cpu.inst 1941915678 # number of overall miss cycles 91411680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_latency::total 1941915678 # number of overall miss cycles 91511680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_accesses::cpu.inst 235276619 # number of ReadReq accesses(hits+misses) 91611680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_accesses::total 235276619 # number of ReadReq accesses(hits+misses) 91711680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_accesses::cpu.inst 235276619 # number of demand (read+write) accesses 91811680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_accesses::total 235276619 # number of demand (read+write) accesses 91911680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_accesses::cpu.inst 235276619 # number of overall (read+write) accesses 92011680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_accesses::total 235276619 # number of overall (read+write) accesses 92111606Sandreas.sandberg@arm.comsystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000365 # miss rate for ReadReq accesses 92211606Sandreas.sandberg@arm.comsystem.cpu.icache.ReadReq_miss_rate::total 0.000365 # miss rate for ReadReq accesses 92311606Sandreas.sandberg@arm.comsystem.cpu.icache.demand_miss_rate::cpu.inst 0.000365 # miss rate for demand accesses 92411606Sandreas.sandberg@arm.comsystem.cpu.icache.demand_miss_rate::total 0.000365 # miss rate for demand accesses 92511606Sandreas.sandberg@arm.comsystem.cpu.icache.overall_miss_rate::cpu.inst 0.000365 # miss rate for overall accesses 92611606Sandreas.sandberg@arm.comsystem.cpu.icache.overall_miss_rate::total 0.000365 # miss rate for overall accesses 92711680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 22622.239699 # average ReadReq miss latency 92811680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::total 22622.239699 # average ReadReq miss latency 92911680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_miss_latency::cpu.inst 22622.239699 # average overall miss latency 93011680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_miss_latency::total 22622.239699 # average overall miss latency 93111680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_miss_latency::cpu.inst 22622.239699 # average overall miss latency 93211680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_miss_latency::total 22622.239699 # average overall miss latency 93311680SCurtis.Dunham@arm.comsystem.cpu.icache.blocked_cycles::no_mshrs 206659 # number of cycles access was blocked 93411680SCurtis.Dunham@arm.comsystem.cpu.icache.blocked_cycles::no_targets 2170 # number of cycles access was blocked 93511680SCurtis.Dunham@arm.comsystem.cpu.icache.blocked::no_mshrs 7236 # number of cycles access was blocked 93611680SCurtis.Dunham@arm.comsystem.cpu.icache.blocked::no_targets 11 # number of cycles access was blocked 93711680SCurtis.Dunham@arm.comsystem.cpu.icache.avg_blocked_cycles::no_mshrs 28.559840 # average number of cycles each access was blocked 93811680SCurtis.Dunham@arm.comsystem.cpu.icache.avg_blocked_cycles::no_targets 197.272727 # average number of cycles each access was blocked 93911680SCurtis.Dunham@arm.comsystem.cpu.icache.writebacks::writebacks 76619 # number of writebacks 94011680SCurtis.Dunham@arm.comsystem.cpu.icache.writebacks::total 76619 # number of writebacks 94111680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_hits::cpu.inst 8683 # number of ReadReq MSHR hits 94211680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_hits::total 8683 # number of ReadReq MSHR hits 94311680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_hits::cpu.inst 8683 # number of demand (read+write) MSHR hits 94411680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_hits::total 8683 # number of demand (read+write) MSHR hits 94511680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_hits::cpu.inst 8683 # number of overall MSHR hits 94611680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_hits::total 8683 # number of overall MSHR hits 94711680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 77158 # number of ReadReq MSHR misses 94811680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_misses::total 77158 # number of ReadReq MSHR misses 94911680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_misses::cpu.inst 77158 # number of demand (read+write) MSHR misses 95011680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_misses::total 77158 # number of demand (read+write) MSHR misses 95111680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_misses::cpu.inst 77158 # number of overall MSHR misses 95211680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_misses::total 77158 # number of overall MSHR misses 95311680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 1536678279 # number of ReadReq MSHR miss cycles 95411680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::total 1536678279 # number of ReadReq MSHR miss cycles 95511680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 1536678279 # number of demand (read+write) MSHR miss cycles 95611680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_latency::total 1536678279 # number of demand (read+write) MSHR miss cycles 95711680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 1536678279 # number of overall MSHR miss cycles 95811680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_latency::total 1536678279 # number of overall MSHR miss cycles 95911507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000328 # mshr miss rate for ReadReq accesses 96011507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::total 0.000328 # mshr miss rate for ReadReq accesses 96111507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000328 # mshr miss rate for demand accesses 96211507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_rate::total 0.000328 # mshr miss rate for demand accesses 96311507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000328 # mshr miss rate for overall accesses 96411507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_rate::total 0.000328 # mshr miss rate for overall accesses 96511680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 19915.994181 # average ReadReq mshr miss latency 96611680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19915.994181 # average ReadReq mshr miss latency 96711680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 19915.994181 # average overall mshr miss latency 96811680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::total 19915.994181 # average overall mshr miss latency 96911680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 19915.994181 # average overall mshr miss latency 97011680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::total 19915.994181 # average overall mshr miss latency 97111680SCurtis.Dunham@arm.comsystem.cpu.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states 97211680SCurtis.Dunham@arm.comsystem.cpu.l2cache.prefetcher.num_hwpf_issued 8510000 # number of hwpf issued 97311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.prefetcher.pfIdentified 8511429 # number of prefetch candidates identified 97411680SCurtis.Dunham@arm.comsystem.cpu.l2cache.prefetcher.pfBufferHit 428 # number of redundant prefetches already in prefetch queue 97511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 97611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size 97711680SCurtis.Dunham@arm.comsystem.cpu.l2cache.prefetcher.pfSpanPage 743291 # number of prefetches not generated due to page crossing 97811680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states 97911680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.replacements 389594 # number of replacements 98011680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.tagsinuse 15007.037789 # Cycle average of tags in use 98111680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.total_refs 2698812 # Total number of references to valid blocks. 98211680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.sampled_refs 405195 # Sample count of references to valid blocks. 98311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.avg_refs 6.660526 # Average number of references to valid blocks. 98411606Sandreas.sandberg@arm.comsystem.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 98511680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_blocks::writebacks 14932.547255 # Average occupied blocks per requestor 98611680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher 74.490534 # Average occupied blocks per requestor 98711680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::writebacks 0.911410 # Average percentage of cache occupancy 98811680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher 0.004547 # Average percentage of cache occupancy 98911680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::total 0.915957 # Average percentage of cache occupancy 99011680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_task_id_blocks::1022 98 # Occupied blocks per task id 99111680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_task_id_blocks::1024 15503 # Occupied blocks per task id 99211606Sandreas.sandberg@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1022::0 1 # Occupied blocks per task id 99311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1022::2 6 # Occupied blocks per task id 99411680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1022::3 41 # Occupied blocks per task id 99511680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1022::4 50 # Occupied blocks per task id 99611680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::0 246 # Occupied blocks per task id 99711680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::1 672 # Occupied blocks per task id 99811680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::2 5433 # Occupied blocks per task id 99911680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::3 6587 # Occupied blocks per task id 100011680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::4 2565 # Occupied blocks per task id 100111680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_task_id_percent::1022 0.005981 # Percentage of cache occupancy per task id 100211680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_task_id_percent::1024 0.946228 # Percentage of cache occupancy per task id 100311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.tag_accesses 95366335 # Number of tag accesses 100411680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.data_accesses 95366335 # Number of data accesses 100511680SCurtis.Dunham@arm.comsystem.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states 100611680SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackDirty_hits::writebacks 2351800 # number of WritebackDirty hits 100711680SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackDirty_hits::total 2351800 # number of WritebackDirty hits 100811680SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_hits::writebacks 518252 # number of WritebackClean hits 100911680SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_hits::total 518252 # number of WritebackClean hits 101011680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_hits::cpu.data 516857 # number of ReadExReq hits 101111680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_hits::total 516857 # number of ReadExReq hits 101211680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_hits::cpu.inst 67161 # number of ReadCleanReq hits 101311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_hits::total 67161 # number of ReadCleanReq hits 101411680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_hits::cpu.data 2130903 # number of ReadSharedReq hits 101511680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_hits::total 2130903 # number of ReadSharedReq hits 101611680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_hits::cpu.inst 67161 # number of demand (read+write) hits 101711680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_hits::cpu.data 2647760 # number of demand (read+write) hits 101811680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_hits::total 2714921 # number of demand (read+write) hits 101911680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_hits::cpu.inst 67161 # number of overall hits 102011680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_hits::cpu.data 2647760 # number of overall hits 102111680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_hits::total 2714921 # number of overall hits 102211680SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_misses::cpu.data 27 # number of UpgradeReq misses 102311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_misses::total 27 # number of UpgradeReq misses 102411680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_misses::cpu.data 5168 # number of ReadExReq misses 102511680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_misses::total 5168 # number of ReadExReq misses 102611680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_misses::cpu.inst 9964 # number of ReadCleanReq misses 102711680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_misses::total 9964 # number of ReadCleanReq misses 102811680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_misses::cpu.data 164881 # number of ReadSharedReq misses 102911680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_misses::total 164881 # number of ReadSharedReq misses 103011680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_misses::cpu.inst 9964 # number of demand (read+write) misses 103111680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_misses::cpu.data 170049 # number of demand (read+write) misses 103211680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_misses::total 180013 # number of demand (read+write) misses 103311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_misses::cpu.inst 9964 # number of overall misses 103411680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_misses::cpu.data 170049 # number of overall misses 103511680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_misses::total 180013 # number of overall misses 103611680SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 20500 # number of UpgradeReq miss cycles 103711680SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_miss_latency::total 20500 # number of UpgradeReq miss cycles 103811680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 668599000 # number of ReadExReq miss cycles 103911680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::total 668599000 # number of ReadExReq miss cycles 104011680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 1018287500 # number of ReadCleanReq miss cycles 104111680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_latency::total 1018287500 # number of ReadCleanReq miss cycles 104211680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 15371092500 # number of ReadSharedReq miss cycles 104311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_latency::total 15371092500 # number of ReadSharedReq miss cycles 104411680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.inst 1018287500 # number of demand (read+write) miss cycles 104511680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.data 16039691500 # number of demand (read+write) miss cycles 104611680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_latency::total 17057979000 # number of demand (read+write) miss cycles 104711680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.inst 1018287500 # number of overall miss cycles 104811680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.data 16039691500 # number of overall miss cycles 104911680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_latency::total 17057979000 # number of overall miss cycles 105011680SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackDirty_accesses::writebacks 2351800 # number of WritebackDirty accesses(hits+misses) 105111680SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackDirty_accesses::total 2351800 # number of WritebackDirty accesses(hits+misses) 105211680SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_accesses::writebacks 518252 # number of WritebackClean accesses(hits+misses) 105311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_accesses::total 518252 # number of WritebackClean accesses(hits+misses) 105411680SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_accesses::cpu.data 27 # number of UpgradeReq accesses(hits+misses) 105511680SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_accesses::total 27 # number of UpgradeReq accesses(hits+misses) 105611680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_accesses::cpu.data 522025 # number of ReadExReq accesses(hits+misses) 105711680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_accesses::total 522025 # number of ReadExReq accesses(hits+misses) 105811680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 77125 # number of ReadCleanReq accesses(hits+misses) 105911680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_accesses::total 77125 # number of ReadCleanReq accesses(hits+misses) 106011680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_accesses::cpu.data 2295784 # number of ReadSharedReq accesses(hits+misses) 106111680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_accesses::total 2295784 # number of ReadSharedReq accesses(hits+misses) 106211680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_accesses::cpu.inst 77125 # number of demand (read+write) accesses 106311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_accesses::cpu.data 2817809 # number of demand (read+write) accesses 106411680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_accesses::total 2894934 # number of demand (read+write) accesses 106511680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_accesses::cpu.inst 77125 # number of overall (read+write) accesses 106611680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_accesses::cpu.data 2817809 # number of overall (read+write) accesses 106711680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_accesses::total 2894934 # number of overall (read+write) accesses 106811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 1 # miss rate for UpgradeReq accesses 106911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_miss_rate::total 1 # miss rate for UpgradeReq accesses 107011680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.009900 # miss rate for ReadExReq accesses 107111680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::total 0.009900 # miss rate for ReadExReq accesses 107211680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.129193 # miss rate for ReadCleanReq accesses 107311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_rate::total 0.129193 # miss rate for ReadCleanReq accesses 107411680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.071819 # miss rate for ReadSharedReq accesses 107511680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_rate::total 0.071819 # miss rate for ReadSharedReq accesses 107611680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.129193 # miss rate for demand accesses 107711680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.data 0.060348 # miss rate for demand accesses 107811680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_rate::total 0.062182 # miss rate for demand accesses 107911680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.129193 # miss rate for overall accesses 108011680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.data 0.060348 # miss rate for overall accesses 108111680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_rate::total 0.062182 # miss rate for overall accesses 108211680SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 759.259259 # average UpgradeReq miss latency 108311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_avg_miss_latency::total 759.259259 # average UpgradeReq miss latency 108411680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 129372.871517 # average ReadExReq miss latency 108511680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::total 129372.871517 # average ReadExReq miss latency 108611680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 102196.657969 # average ReadCleanReq miss latency 108711680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 102196.657969 # average ReadCleanReq miss latency 108811680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 93225.371632 # average ReadSharedReq miss latency 108911680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 93225.371632 # average ReadSharedReq miss latency 109011680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 102196.657969 # average overall miss latency 109111680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 94323.938982 # average overall miss latency 109211680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::total 94759.706243 # average overall miss latency 109311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 102196.657969 # average overall miss latency 109411680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 94323.938982 # average overall miss latency 109511680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::total 94759.706243 # average overall miss latency 109611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 109711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 109811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 109911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 110011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 110111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 110211680SCurtis.Dunham@arm.comsystem.cpu.l2cache.unused_prefetches 2063 # number of HardPF blocks evicted w/o reference 110311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.writebacks::writebacks 291274 # number of writebacks 110411680SCurtis.Dunham@arm.comsystem.cpu.l2cache.writebacks::total 291274 # number of writebacks 110511680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_hits::cpu.data 1581 # number of ReadExReq MSHR hits 110611680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_hits::total 1581 # number of ReadExReq MSHR hits 110711606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst 8 # number of ReadCleanReq MSHR hits 110811606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_hits::total 8 # number of ReadCleanReq MSHR hits 110911680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 4441 # number of ReadSharedReq MSHR hits 111011680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_hits::total 4441 # number of ReadSharedReq MSHR hits 111111606Sandreas.sandberg@arm.comsystem.cpu.l2cache.demand_mshr_hits::cpu.inst 8 # number of demand (read+write) MSHR hits 111211680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_hits::cpu.data 6022 # number of demand (read+write) MSHR hits 111311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_hits::total 6030 # number of demand (read+write) MSHR hits 111411606Sandreas.sandberg@arm.comsystem.cpu.l2cache.overall_mshr_hits::cpu.inst 8 # number of overall MSHR hits 111511680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_hits::cpu.data 6022 # number of overall MSHR hits 111611680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_hits::total 6030 # number of overall MSHR hits 111711680SCurtis.Dunham@arm.comsystem.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher 355324 # number of HardPFReq MSHR misses 111811680SCurtis.Dunham@arm.comsystem.cpu.l2cache.HardPFReq_mshr_misses::total 355324 # number of HardPFReq MSHR misses 111911680SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 27 # number of UpgradeReq MSHR misses 112011680SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_misses::total 27 # number of UpgradeReq MSHR misses 112111680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 3587 # number of ReadExReq MSHR misses 112211680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::total 3587 # number of ReadExReq MSHR misses 112311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 9956 # number of ReadCleanReq MSHR misses 112411680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_misses::total 9956 # number of ReadCleanReq MSHR misses 112511680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 160440 # number of ReadSharedReq MSHR misses 112611680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_misses::total 160440 # number of ReadSharedReq MSHR misses 112711680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.inst 9956 # number of demand (read+write) MSHR misses 112811680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.data 164027 # number of demand (read+write) MSHR misses 112911680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_misses::total 173983 # number of demand (read+write) MSHR misses 113011680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.inst 9956 # number of overall MSHR misses 113111680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.data 164027 # number of overall MSHR misses 113211680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher 355324 # number of overall MSHR misses 113311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_misses::total 529307 # number of overall MSHR misses 113411680SCurtis.Dunham@arm.comsystem.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher 21295211595 # number of HardPFReq MSHR miss cycles 113511680SCurtis.Dunham@arm.comsystem.cpu.l2cache.HardPFReq_mshr_miss_latency::total 21295211595 # number of HardPFReq MSHR miss cycles 113611680SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 417500 # number of UpgradeReq MSHR miss cycles 113711680SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 417500 # number of UpgradeReq MSHR miss cycles 113811680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 461178500 # number of ReadExReq MSHR miss cycles 113911680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 461178500 # number of ReadExReq MSHR miss cycles 114011680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 956729500 # number of ReadCleanReq MSHR miss cycles 114111680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 956729500 # number of ReadCleanReq MSHR miss cycles 114211680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 14002333000 # number of ReadSharedReq MSHR miss cycles 114311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 14002333000 # number of ReadSharedReq MSHR miss cycles 114411680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 956729500 # number of demand (read+write) MSHR miss cycles 114511680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 14463511500 # number of demand (read+write) MSHR miss cycles 114611680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::total 15420241000 # number of demand (read+write) MSHR miss cycles 114711680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 956729500 # number of overall MSHR miss cycles 114811680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 14463511500 # number of overall MSHR miss cycles 114911680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher 21295211595 # number of overall MSHR miss cycles 115011680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::total 36715452595 # number of overall MSHR miss cycles 115111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.HardPFReq_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 115211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses 115311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for UpgradeReq accesses 115411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for UpgradeReq accesses 115511680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.006871 # mshr miss rate for ReadExReq accesses 115611680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.006871 # mshr miss rate for ReadExReq accesses 115711680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.129089 # mshr miss rate for ReadCleanReq accesses 115811680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.129089 # mshr miss rate for ReadCleanReq accesses 115911680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.069885 # mshr miss rate for ReadSharedReq accesses 116011680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.069885 # mshr miss rate for ReadSharedReq accesses 116111680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.129089 # mshr miss rate for demand accesses 116211680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.058211 # mshr miss rate for demand accesses 116311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::total 0.060099 # mshr miss rate for demand accesses 116411680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.129089 # mshr miss rate for overall accesses 116511680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.058211 # mshr miss rate for overall accesses 116611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for overall accesses 116711680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::total 0.182839 # mshr miss rate for overall accesses 116811680SCurtis.Dunham@arm.comsystem.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 59931.813204 # average HardPFReq mshr miss latency 116911680SCurtis.Dunham@arm.comsystem.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 59931.813204 # average HardPFReq mshr miss latency 117011680SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 15462.962963 # average UpgradeReq mshr miss latency 117111680SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 15462.962963 # average UpgradeReq mshr miss latency 117211680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 128569.417340 # average ReadExReq mshr miss latency 117311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 128569.417340 # average ReadExReq mshr miss latency 117411680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 96095.771394 # average ReadCleanReq mshr miss latency 117511680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 96095.771394 # average ReadCleanReq mshr miss latency 117611680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 87274.576166 # average ReadSharedReq mshr miss latency 117711680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 87274.576166 # average ReadSharedReq mshr miss latency 117811680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 96095.771394 # average overall mshr miss latency 117911680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 88177.626244 # average overall mshr miss latency 118011680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::total 88630.734037 # average overall mshr miss latency 118111680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 96095.771394 # average overall mshr miss latency 118211680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 88177.626244 # average overall mshr miss latency 118311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 59931.813204 # average overall mshr miss latency 118411680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::total 69365.137047 # average overall mshr miss latency 118511680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.tot_requests 5788910 # Total number of requests made to the snoop filter. 118611680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_single_requests 2893955 # Number of requests hitting in the snoop filter with a single holder of the requested data. 118711680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_multi_requests 23897 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 118811680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.tot_snoops 99240 # Total number of snoops made to the snoop filter. 118911680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_single_snoops 99239 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 119011606Sandreas.sandberg@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_multi_snoops 1 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 119111680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states 119211680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadResp 2372941 # Transaction distribution 119311680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::WritebackDirty 2643074 # Transaction distribution 119411680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::WritebackClean 542116 # Transaction distribution 119511680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::CleanEvict 98320 # Transaction distribution 119611680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::HardPFReq 402261 # Transaction distribution 119711507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::HardPFResp 1 # Transaction distribution 119811680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::UpgradeReq 27 # Transaction distribution 119911680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::UpgradeResp 27 # Transaction distribution 120011680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExReq 522025 # Transaction distribution 120111680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExResp 522025 # Transaction distribution 120211680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadCleanReq 77158 # Transaction distribution 120311680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadSharedReq 2295784 # Transaction distribution 120411680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 230901 # Packet count per connected master and slave (bytes) 120511680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 8452970 # Packet count per connected master and slave (bytes) 120611680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_count::total 8683871 # Packet count per connected master and slave (bytes) 120711680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 9839552 # Cumulative packet size per connected master and slave (bytes) 120811680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 360646848 # Cumulative packet size per connected master and slave (bytes) 120911680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_size::total 370486400 # Cumulative packet size per connected master and slave (bytes) 121011680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoops 791889 # Total snoops (count) 121111680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoopTraffic 18643712 # Total snoop traffic (bytes) 121211680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::samples 3686849 # Request fanout histogram 121311680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::mean 0.033410 # Request fanout histogram 121411680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::stdev 0.179705 # Request fanout histogram 121511507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 121611680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::0 3563674 96.66% 96.66% # Request fanout histogram 121711680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::1 123174 3.34% 100.00% # Request fanout histogram 121811606Sandreas.sandberg@arm.comsystem.cpu.toL2Bus.snoop_fanout::2 1 0.00% 100.00% # Request fanout histogram 121911507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 122011507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 122111507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 122211680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::total 3686849 # Request fanout histogram 122311680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.reqLayer0.occupancy 5788371005 # Layer occupancy (ticks) 122411507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.reqLayer0.utilization 2.5 # Layer utilization (%) 122511507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoopLayer0.occupancy 1506 # Layer occupancy (ticks) 122611507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 122711680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer0.occupancy 115765939 # Layer occupancy (ticks) 122811507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 122911680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer1.occupancy 4226743467 # Layer occupancy (ticks) 123011507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer1.utilization 1.8 # Layer utilization (%) 123111680SCurtis.Dunham@arm.comsystem.membus.snoop_filter.tot_requests 819690 # Total number of requests made to the snoop filter. 123211680SCurtis.Dunham@arm.comsystem.membus.snoop_filter.hit_single_requests 413483 # Number of requests hitting in the snoop filter with a single holder of the requested data. 123311606Sandreas.sandberg@arm.comsystem.membus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 123411606Sandreas.sandberg@arm.comsystem.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. 123511606Sandreas.sandberg@arm.comsystem.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 123611606Sandreas.sandberg@arm.comsystem.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 123711680SCurtis.Dunham@arm.comsystem.membus.pwrStateResidencyTicks::UNDEFINED 236034256000 # Cumulative time (in ticks) in various power states 123811680SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadResp 426481 # Transaction distribution 123911680SCurtis.Dunham@arm.comsystem.membus.trans_dist::WritebackDirty 291274 # Transaction distribution 124011680SCurtis.Dunham@arm.comsystem.membus.trans_dist::CleanEvict 98320 # Transaction distribution 124111680SCurtis.Dunham@arm.comsystem.membus.trans_dist::UpgradeReq 32 # Transaction distribution 124211680SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadExReq 3582 # Transaction distribution 124311680SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadExResp 3582 # Transaction distribution 124411680SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadSharedReq 426482 # Transaction distribution 124511680SCurtis.Dunham@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1249753 # Packet count per connected master and slave (bytes) 124611680SCurtis.Dunham@arm.comsystem.membus.pkt_count::total 1249753 # Packet count per connected master and slave (bytes) 124711680SCurtis.Dunham@arm.comsystem.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 46165568 # Cumulative packet size per connected master and slave (bytes) 124811680SCurtis.Dunham@arm.comsystem.membus.pkt_size::total 46165568 # Cumulative packet size per connected master and slave (bytes) 124911507SCurtis.Dunham@arm.comsystem.membus.snoops 0 # Total snoops (count) 125011570SCurtis.Dunham@arm.comsystem.membus.snoopTraffic 0 # Total snoop traffic (bytes) 125111680SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::samples 430096 # Request fanout histogram 125211507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::mean 0 # Request fanout histogram 125311507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::stdev 0 # Request fanout histogram 125411507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 125511680SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::0 430096 100.00% 100.00% # Request fanout histogram 125611507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 125711507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 125811507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::min_value 0 # Request fanout histogram 125911507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::max_value 0 # Request fanout histogram 126011680SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::total 430096 # Request fanout histogram 126111680SCurtis.Dunham@arm.comsystem.membus.reqLayer0.occupancy 2210866206 # Layer occupancy (ticks) 126211680SCurtis.Dunham@arm.comsystem.membus.reqLayer0.utilization 0.9 # Layer utilization (%) 126311680SCurtis.Dunham@arm.comsystem.membus.respLayer1.occupancy 2276438586 # Layer occupancy (ticks) 126411507SCurtis.Dunham@arm.comsystem.membus.respLayer1.utilization 1.0 # Layer utilization (%) 126511507SCurtis.Dunham@arm.com 126611507SCurtis.Dunham@arm.com---------- End Simulation Statistics ---------- 1267