stats.txt revision 10726
17860SN/A 27860SN/A---------- Begin Simulation Statistics ---------- 310726Sandreas.hansson@arm.comsim_seconds 0.233382 # Number of seconds simulated 410726Sandreas.hansson@arm.comsim_ticks 233381523500 # Number of ticks simulated 510726Sandreas.hansson@arm.comfinal_tick 233381523500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 67860SN/Asim_freq 1000000000000 # Frequency of simulated ticks 710726Sandreas.hansson@arm.comhost_inst_rate 139639 # Simulator instruction rate (inst/s) 810726Sandreas.hansson@arm.comhost_op_rate 151279 # Simulator op (including micro ops) rate (op/s) 910726Sandreas.hansson@arm.comhost_tick_rate 64502789 # Simulator tick rate (ticks/s) 1010726Sandreas.hansson@arm.comhost_mem_usage 317896 # Number of bytes of host memory used 1110726Sandreas.hansson@arm.comhost_seconds 3618.16 # Real time elapsed on the host 129459Ssaidi@eecs.umich.edusim_insts 505237723 # Number of instructions simulated 1310352Sandreas.hansson@arm.comsim_ops 547350944 # Number of ops (including micro ops) simulated 1410036SAli.Saidi@ARM.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1510036SAli.Saidi@ARM.comsystem.clk_domain.clock 1000 # Clock period in ticks 1610726Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu.inst 689856 # Number of bytes read from this memory 1710726Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu.data 9181056 # Number of bytes read from this memory 1810726Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu.l2cache.prefetcher 16498240 # Number of bytes read from this memory 1910726Sandreas.hansson@arm.comsystem.physmem.bytes_read::total 26369152 # Number of bytes read from this memory 2010726Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::cpu.inst 689856 # Number of instructions bytes read from this memory 2110726Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::total 689856 # Number of instructions bytes read from this memory 2210726Sandreas.hansson@arm.comsystem.physmem.bytes_written::writebacks 18710272 # Number of bytes written to this memory 2310726Sandreas.hansson@arm.comsystem.physmem.bytes_written::total 18710272 # Number of bytes written to this memory 2410726Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu.inst 10779 # Number of read requests responded to by this memory 2510726Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu.data 143454 # Number of read requests responded to by this memory 2610726Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu.l2cache.prefetcher 257785 # Number of read requests responded to by this memory 2710726Sandreas.hansson@arm.comsystem.physmem.num_reads::total 412018 # Number of read requests responded to by this memory 2810726Sandreas.hansson@arm.comsystem.physmem.num_writes::writebacks 292348 # Number of write requests responded to by this memory 2910726Sandreas.hansson@arm.comsystem.physmem.num_writes::total 292348 # Number of write requests responded to by this memory 3010726Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.inst 2955915 # Total read bandwidth from this memory (bytes/s) 3110726Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.data 39339258 # Total read bandwidth from this memory (bytes/s) 3210726Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.l2cache.prefetcher 70692143 # Total read bandwidth from this memory (bytes/s) 3310726Sandreas.hansson@arm.comsystem.physmem.bw_read::total 112987316 # Total read bandwidth from this memory (bytes/s) 3410726Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::cpu.inst 2955915 # Instruction read bandwidth from this memory (bytes/s) 3510726Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::total 2955915 # Instruction read bandwidth from this memory (bytes/s) 3610726Sandreas.hansson@arm.comsystem.physmem.bw_write::writebacks 80170322 # Write bandwidth from this memory (bytes/s) 3710726Sandreas.hansson@arm.comsystem.physmem.bw_write::total 80170322 # Write bandwidth from this memory (bytes/s) 3810726Sandreas.hansson@arm.comsystem.physmem.bw_total::writebacks 80170322 # Total bandwidth to/from this memory (bytes/s) 3910726Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.inst 2955915 # Total bandwidth to/from this memory (bytes/s) 4010726Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.data 39339258 # Total bandwidth to/from this memory (bytes/s) 4110726Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.l2cache.prefetcher 70692143 # Total bandwidth to/from this memory (bytes/s) 4210726Sandreas.hansson@arm.comsystem.physmem.bw_total::total 193157639 # Total bandwidth to/from this memory (bytes/s) 4310726Sandreas.hansson@arm.comsystem.physmem.readReqs 412018 # Number of read requests accepted 4410726Sandreas.hansson@arm.comsystem.physmem.writeReqs 292348 # Number of write requests accepted 4510726Sandreas.hansson@arm.comsystem.physmem.readBursts 412018 # Number of DRAM read bursts, including those serviced by the write queue 4610726Sandreas.hansson@arm.comsystem.physmem.writeBursts 292348 # Number of DRAM write bursts, including those merged in the write queue 4710726Sandreas.hansson@arm.comsystem.physmem.bytesReadDRAM 26233536 # Total number of bytes read from DRAM 4810726Sandreas.hansson@arm.comsystem.physmem.bytesReadWrQ 135616 # Total number of bytes read from write queue 4910726Sandreas.hansson@arm.comsystem.physmem.bytesWritten 18708736 # Total number of bytes written to DRAM 5010726Sandreas.hansson@arm.comsystem.physmem.bytesReadSys 26369152 # Total read bytes from the system interface side 5110726Sandreas.hansson@arm.comsystem.physmem.bytesWrittenSys 18710272 # Total written bytes from the system interface side 5210726Sandreas.hansson@arm.comsystem.physmem.servicedByWrQ 2119 # Number of DRAM read bursts serviced by the write queue 5310409Sandreas.hansson@arm.comsystem.physmem.mergedWrBursts 4 # Number of DRAM write bursts merged with an existing one 5410628Sandreas.hansson@arm.comsystem.physmem.neitherReadNorWriteReqs 3 # Number of requests that are neither read nor write 5510726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::0 26413 # Per bank write bursts 5610726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::1 25441 # Per bank write bursts 5710726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::2 25280 # Per bank write bursts 5810726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::3 24861 # Per bank write bursts 5910726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::4 26943 # Per bank write bursts 6010726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::5 26409 # Per bank write bursts 6110726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::6 25350 # Per bank write bursts 6210726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::7 24226 # Per bank write bursts 6310726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::8 25719 # Per bank write bursts 6410726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::9 24800 # Per bank write bursts 6510726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::10 25359 # Per bank write bursts 6610726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::11 26216 # Per bank write bursts 6710726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::12 26433 # Per bank write bursts 6810726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::13 25856 # Per bank write bursts 6910726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::14 25009 # Per bank write bursts 7010726Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::15 25584 # Per bank write bursts 7110726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::0 18684 # Per bank write bursts 7210726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::1 18331 # Per bank write bursts 7310726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::2 18001 # Per bank write bursts 7410726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::3 18053 # Per bank write bursts 7510726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::4 18581 # Per bank write bursts 7610726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::5 18287 # Per bank write bursts 7710726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::6 18028 # Per bank write bursts 7810726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::7 17667 # Per bank write bursts 7910726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::8 18026 # Per bank write bursts 8010726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::9 17689 # Per bank write bursts 8110726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::10 18246 # Per bank write bursts 8210726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::11 18799 # Per bank write bursts 8310726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::12 18831 # Per bank write bursts 8410726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::13 18312 # Per bank write bursts 8510726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::14 18349 # Per bank write bursts 8610726Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::15 18440 # Per bank write bursts 879978Sandreas.hansson@arm.comsystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 889978Sandreas.hansson@arm.comsystem.physmem.numWrRetry 0 # Number of times write queue was full causing retry 8910726Sandreas.hansson@arm.comsystem.physmem.totGap 233381437000 # Total gap between requests 909978Sandreas.hansson@arm.comsystem.physmem.readPktSize::0 0 # Read request sizes (log2) 919978Sandreas.hansson@arm.comsystem.physmem.readPktSize::1 0 # Read request sizes (log2) 929978Sandreas.hansson@arm.comsystem.physmem.readPktSize::2 0 # Read request sizes (log2) 939978Sandreas.hansson@arm.comsystem.physmem.readPktSize::3 0 # Read request sizes (log2) 949978Sandreas.hansson@arm.comsystem.physmem.readPktSize::4 0 # Read request sizes (log2) 959978Sandreas.hansson@arm.comsystem.physmem.readPktSize::5 0 # Read request sizes (log2) 9610726Sandreas.hansson@arm.comsystem.physmem.readPktSize::6 412018 # Read request sizes (log2) 979978Sandreas.hansson@arm.comsystem.physmem.writePktSize::0 0 # Write request sizes (log2) 989978Sandreas.hansson@arm.comsystem.physmem.writePktSize::1 0 # Write request sizes (log2) 999978Sandreas.hansson@arm.comsystem.physmem.writePktSize::2 0 # Write request sizes (log2) 1009978Sandreas.hansson@arm.comsystem.physmem.writePktSize::3 0 # Write request sizes (log2) 1019978Sandreas.hansson@arm.comsystem.physmem.writePktSize::4 0 # Write request sizes (log2) 1029978Sandreas.hansson@arm.comsystem.physmem.writePktSize::5 0 # Write request sizes (log2) 10310726Sandreas.hansson@arm.comsystem.physmem.writePktSize::6 292348 # Write request sizes (log2) 10410726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::0 312437 # What read queue length does an incoming req see 10510726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::1 47937 # What read queue length does an incoming req see 10610726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::2 13197 # What read queue length does an incoming req see 10710726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::3 9328 # What read queue length does an incoming req see 10810726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::4 7381 # What read queue length does an incoming req see 10910726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::5 6278 # What read queue length does an incoming req see 11010726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::6 5333 # What read queue length does an incoming req see 11110726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::7 4454 # What read queue length does an incoming req see 11210726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::8 3421 # What read queue length does an incoming req see 11310726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::9 72 # What read queue length does an incoming req see 11410726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::10 30 # What read queue length does an incoming req see 11510726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::11 17 # What read queue length does an incoming req see 11610726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::12 10 # What read queue length does an incoming req see 11710726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::13 4 # What read queue length does an incoming req see 11810726Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 11910628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 1209312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 1219312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 1229312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 1239312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 1249312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 1259312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 1269312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 1279312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 1289312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 1299312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 1309312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 1319312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 1329312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 1339312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 1349312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 1359312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 13610148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see 13710148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see 13810148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see 13910148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see 14010148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see 14110148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see 14210148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see 14310148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 14410148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 14510148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 14610148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 14710148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 14810148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 14910148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 15010148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see 15110726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::15 6242 # What write queue length does an incoming req see 15210726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::16 6513 # What write queue length does an incoming req see 15310726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::17 13233 # What write queue length does an incoming req see 15410726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::18 15344 # What write queue length does an incoming req see 15510726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::19 16357 # What write queue length does an incoming req see 15610726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::20 16904 # What write queue length does an incoming req see 15710726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::21 17203 # What write queue length does an incoming req see 15810726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::22 17394 # What write queue length does an incoming req see 15910726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::23 17602 # What write queue length does an incoming req see 16010726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::24 17794 # What write queue length does an incoming req see 16110726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::25 18042 # What write queue length does an incoming req see 16210726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::26 18396 # What write queue length does an incoming req see 16310726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::27 18527 # What write queue length does an incoming req see 16410726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::28 18799 # What write queue length does an incoming req see 16510726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::29 19969 # What write queue length does an incoming req see 16610726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::30 18456 # What write queue length does an incoming req see 16710726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::31 17828 # What write queue length does an incoming req see 16810726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::32 17539 # What write queue length does an incoming req see 16910726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::33 111 # What write queue length does an incoming req see 17010726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::34 49 # What write queue length does an incoming req see 17110726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::35 20 # What write queue length does an incoming req see 17210726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::36 5 # What write queue length does an incoming req see 17310726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::37 2 # What write queue length does an incoming req see 17410726Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see 17510628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see 17610628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see 17710628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see 17810628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see 17910220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see 18010220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see 18110220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see 18210220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see 18310220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see 18410220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see 18510220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see 18610220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see 18710220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see 18810220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see 18910220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see 19010220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see 19110220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see 19210220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see 19310148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see 19410148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see 19510148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see 19610148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see 19710148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see 19810148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see 19910148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see 20010726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::samples 307121 # Bytes accessed per row activation 20110726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::mean 146.330964 # Bytes accessed per row activation 20210726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::gmean 102.916756 # Bytes accessed per row activation 20310726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::stdev 182.072957 # Bytes accessed per row activation 20410726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::0-127 184589 60.10% 60.10% # Bytes accessed per row activation 20510726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::128-255 81854 26.65% 86.76% # Bytes accessed per row activation 20610726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::256-383 16654 5.42% 92.18% # Bytes accessed per row activation 20710726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::384-511 7226 2.35% 94.53% # Bytes accessed per row activation 20810726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::512-639 4782 1.56% 96.09% # Bytes accessed per row activation 20910726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::640-767 2270 0.74% 96.83% # Bytes accessed per row activation 21010726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::768-895 1753 0.57% 97.40% # Bytes accessed per row activation 21110726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::896-1023 1588 0.52% 97.91% # Bytes accessed per row activation 21210726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1024-1151 6405 2.09% 100.00% # Bytes accessed per row activation 21310726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::total 307121 # Bytes accessed per row activation 21410726Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::samples 17353 # Reads before turning the bus around for writes 21510726Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::mean 23.620930 # Reads before turning the bus around for writes 21610726Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::stdev 116.705820 # Reads before turning the bus around for writes 21710726Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::0-511 17352 99.99% 99.99% # Reads before turning the bus around for writes 21810628Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::14848-15359 1 0.01% 100.00% # Reads before turning the bus around for writes 21910726Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::total 17353 # Reads before turning the bus around for writes 22010726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::samples 17353 # Writes before turning the bus around for reads 22110726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::mean 16.845733 # Writes before turning the bus around for reads 22210726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::gmean 16.805125 # Writes before turning the bus around for reads 22310726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::stdev 1.212117 # Writes before turning the bus around for reads 22410726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::16 10719 61.77% 61.77% # Writes before turning the bus around for reads 22510726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::17 285 1.64% 63.41% # Writes before turning the bus around for reads 22610726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::18 5449 31.40% 94.81% # Writes before turning the bus around for reads 22710726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::19 585 3.37% 98.18% # Writes before turning the bus around for reads 22810726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::20 128 0.74% 98.92% # Writes before turning the bus around for reads 22910726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::21 65 0.37% 99.30% # Writes before turning the bus around for reads 23010726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::22 37 0.21% 99.51% # Writes before turning the bus around for reads 23110726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::23 35 0.20% 99.71% # Writes before turning the bus around for reads 23210726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::24 29 0.17% 99.88% # Writes before turning the bus around for reads 23310726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::25 15 0.09% 99.97% # Writes before turning the bus around for reads 23410726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::26 4 0.02% 99.99% # Writes before turning the bus around for reads 23510726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::28 1 0.01% 99.99% # Writes before turning the bus around for reads 23610628Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::31 1 0.01% 100.00% # Writes before turning the bus around for reads 23710726Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::total 17353 # Writes before turning the bus around for reads 23810726Sandreas.hansson@arm.comsystem.physmem.totQLat 9387910450 # Total ticks spent queuing 23910726Sandreas.hansson@arm.comsystem.physmem.totMemAccLat 17073516700 # Total ticks spent from burst creation until serviced by the DRAM 24010726Sandreas.hansson@arm.comsystem.physmem.totBusLat 2049495000 # Total ticks spent in databus transfers 24110726Sandreas.hansson@arm.comsystem.physmem.avgQLat 22902.98 # Average queueing delay per DRAM burst 2429978Sandreas.hansson@arm.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 24310726Sandreas.hansson@arm.comsystem.physmem.avgMemAccLat 41652.98 # Average memory access latency per DRAM burst 24410726Sandreas.hansson@arm.comsystem.physmem.avgRdBW 112.41 # Average DRAM read bandwidth in MiByte/s 24510726Sandreas.hansson@arm.comsystem.physmem.avgWrBW 80.16 # Average achieved write bandwidth in MiByte/s 24610726Sandreas.hansson@arm.comsystem.physmem.avgRdBWSys 112.99 # Average system read bandwidth in MiByte/s 24710726Sandreas.hansson@arm.comsystem.physmem.avgWrBWSys 80.17 # Average system write bandwidth in MiByte/s 2489978Sandreas.hansson@arm.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 24910726Sandreas.hansson@arm.comsystem.physmem.busUtil 1.50 # Data bus utilization in percentage 25010628Sandreas.hansson@arm.comsystem.physmem.busUtilRead 0.88 # Data bus utilization in percentage for reads 25110628Sandreas.hansson@arm.comsystem.physmem.busUtilWrite 0.63 # Data bus utilization in percentage for writes 25210628Sandreas.hansson@arm.comsystem.physmem.avgRdQLen 1.16 # Average read queue length when enqueuing 25310726Sandreas.hansson@arm.comsystem.physmem.avgWrQLen 21.73 # Average write queue length when enqueuing 25410726Sandreas.hansson@arm.comsystem.physmem.readRowHits 299659 # Number of row buffer hits during reads 25510726Sandreas.hansson@arm.comsystem.physmem.writeRowHits 95432 # Number of row buffer hits during writes 25610726Sandreas.hansson@arm.comsystem.physmem.readRowHitRate 73.11 # Row buffer hit rate for reads 25710726Sandreas.hansson@arm.comsystem.physmem.writeRowHitRate 32.64 # Row buffer hit rate for writes 25810726Sandreas.hansson@arm.comsystem.physmem.avgGap 331335.47 # Average gap between requests 25910726Sandreas.hansson@arm.comsystem.physmem.pageHitRate 56.26 # Row buffer hit rate, read and write combined 26010726Sandreas.hansson@arm.comsystem.physmem_0.actEnergy 1156453200 # Energy for activate commands per rank (pJ) 26110726Sandreas.hansson@arm.comsystem.physmem_0.preEnergy 631001250 # Energy for precharge commands per rank (pJ) 26210726Sandreas.hansson@arm.comsystem.physmem_0.readEnergy 1598134200 # Energy for read commands per rank (pJ) 26310726Sandreas.hansson@arm.comsystem.physmem_0.writeEnergy 943500960 # Energy for write commands per rank (pJ) 26410726Sandreas.hansson@arm.comsystem.physmem_0.refreshEnergy 15243068880 # Energy for refresh commands per rank (pJ) 26510726Sandreas.hansson@arm.comsystem.physmem_0.actBackEnergy 74948893020 # Energy for active background per rank (pJ) 26610726Sandreas.hansson@arm.comsystem.physmem_0.preBackEnergy 74281875750 # Energy for precharge background per rank (pJ) 26710726Sandreas.hansson@arm.comsystem.physmem_0.totalEnergy 168802927260 # Total energy per rank (pJ) 26810726Sandreas.hansson@arm.comsystem.physmem_0.averagePower 723.304109 # Core power per rank (mW) 26910726Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::IDLE 123045424463 # Time in different power states 27010726Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::REF 7792980000 # Time in different power states 27110628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states 27210726Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::ACT 102539140537 # Time in different power states 27310628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states 27410726Sandreas.hansson@arm.comsystem.physmem_1.actEnergy 1165048920 # Energy for activate commands per rank (pJ) 27510726Sandreas.hansson@arm.comsystem.physmem_1.preEnergy 635691375 # Energy for precharge commands per rank (pJ) 27610726Sandreas.hansson@arm.comsystem.physmem_1.readEnergy 1598610000 # Energy for read commands per rank (pJ) 27710726Sandreas.hansson@arm.comsystem.physmem_1.writeEnergy 950447520 # Energy for write commands per rank (pJ) 27810726Sandreas.hansson@arm.comsystem.physmem_1.refreshEnergy 15243068880 # Energy for refresh commands per rank (pJ) 27910726Sandreas.hansson@arm.comsystem.physmem_1.actBackEnergy 74482095510 # Energy for active background per rank (pJ) 28010726Sandreas.hansson@arm.comsystem.physmem_1.preBackEnergy 74691339000 # Energy for precharge background per rank (pJ) 28110726Sandreas.hansson@arm.comsystem.physmem_1.totalEnergy 168766301205 # Total energy per rank (pJ) 28210726Sandreas.hansson@arm.comsystem.physmem_1.averagePower 723.147212 # Core power per rank (mW) 28310726Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::IDLE 123736015873 # Time in different power states 28410726Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::REF 7792980000 # Time in different power states 28510628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states 28610726Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::ACT 101848756127 # Time in different power states 28710628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states 28810726Sandreas.hansson@arm.comsystem.cpu.branchPred.lookups 175093442 # Number of BP lookups 28910726Sandreas.hansson@arm.comsystem.cpu.branchPred.condPredicted 131339013 # Number of conditional branches predicted 29010726Sandreas.hansson@arm.comsystem.cpu.branchPred.condIncorrect 7445255 # Number of conditional branches incorrect 29110726Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBLookups 90524838 # Number of BTB lookups 29210726Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBHits 83882931 # Number of BTB hits 29310628Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 29410726Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBHitPct 92.662890 # BTB Hit Percentage 29510726Sandreas.hansson@arm.comsystem.cpu.branchPred.usedRAS 12110656 # Number of times the RAS was used to get a target. 29610726Sandreas.hansson@arm.comsystem.cpu.branchPred.RASInCorrect 104163 # Number of incorrect RAS predictions. 29710036SAli.Saidi@ARM.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 29810628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 29910628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 30010628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 30110628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 30210628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 30310628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 30410628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 30510628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 30610038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 30710038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 30810038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 30910038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 31010038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 31110038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 31210038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 31310038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 31410038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 31510038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 31610038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 31710038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 31810038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 31910038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 32010038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 32110038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 32210038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 32310038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 32410038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 32510038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 32610038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 32710628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walks 0 # Table walker walks requested 32810628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 32910628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 33010628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 33110628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 33210628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 33310628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 33410628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 3358317SN/Asystem.cpu.dtb.inst_hits 0 # ITB inst hits 3368317SN/Asystem.cpu.dtb.inst_misses 0 # ITB inst misses 3378317SN/Asystem.cpu.dtb.read_hits 0 # DTB read hits 3388317SN/Asystem.cpu.dtb.read_misses 0 # DTB read misses 3398317SN/Asystem.cpu.dtb.write_hits 0 # DTB write hits 3408317SN/Asystem.cpu.dtb.write_misses 0 # DTB write misses 3418317SN/Asystem.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed 3428317SN/Asystem.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 3438317SN/Asystem.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 3448317SN/Asystem.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 3458317SN/Asystem.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB 3468317SN/Asystem.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 3478317SN/Asystem.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch 3488317SN/Asystem.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 3498317SN/Asystem.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions 3508317SN/Asystem.cpu.dtb.read_accesses 0 # DTB read accesses 3518317SN/Asystem.cpu.dtb.write_accesses 0 # DTB write accesses 3528317SN/Asystem.cpu.dtb.inst_accesses 0 # ITB inst accesses 3538317SN/Asystem.cpu.dtb.hits 0 # DTB hits 3548317SN/Asystem.cpu.dtb.misses 0 # DTB misses 3558317SN/Asystem.cpu.dtb.accesses 0 # DTB accesses 35610628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 35710628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 35810628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 35910628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 36010628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 36110628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 36210628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 36310628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 36410038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 36510038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 36610038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 36710038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 36810038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 36910038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 37010038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 37110038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 37210038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 37310038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 37410038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 37510038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 37610038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 37710038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 37810038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 37910038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 38010038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 38110038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 38210038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits 38310038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses 38410038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 38510628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walks 0 # Table walker walks requested 38610628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 38710628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 38810628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 38910628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 39010628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 39110628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 39210628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 3938317SN/Asystem.cpu.itb.inst_hits 0 # ITB inst hits 3948317SN/Asystem.cpu.itb.inst_misses 0 # ITB inst misses 3958317SN/Asystem.cpu.itb.read_hits 0 # DTB read hits 3968317SN/Asystem.cpu.itb.read_misses 0 # DTB read misses 3978317SN/Asystem.cpu.itb.write_hits 0 # DTB write hits 3988317SN/Asystem.cpu.itb.write_misses 0 # DTB write misses 3998317SN/Asystem.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed 4008317SN/Asystem.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 4018317SN/Asystem.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 4028317SN/Asystem.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 4038317SN/Asystem.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB 4048317SN/Asystem.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 4058317SN/Asystem.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 4068317SN/Asystem.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 4078317SN/Asystem.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 4088317SN/Asystem.cpu.itb.read_accesses 0 # DTB read accesses 4098317SN/Asystem.cpu.itb.write_accesses 0 # DTB write accesses 4108317SN/Asystem.cpu.itb.inst_accesses 0 # ITB inst accesses 4118317SN/Asystem.cpu.itb.hits 0 # DTB hits 4128317SN/Asystem.cpu.itb.misses 0 # DTB misses 4138317SN/Asystem.cpu.itb.accesses 0 # DTB accesses 4148317SN/Asystem.cpu.workload.num_syscalls 548 # Number of system calls 41510726Sandreas.hansson@arm.comsystem.cpu.numCycles 466763048 # number of cpu cycles simulated 4168317SN/Asystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 4178317SN/Asystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 41810726Sandreas.hansson@arm.comsystem.cpu.fetch.icacheStallCycles 7833738 # Number of cycles fetch is stalled on an Icache miss 41910726Sandreas.hansson@arm.comsystem.cpu.fetch.Insts 731827371 # Number of instructions fetch has processed 42010726Sandreas.hansson@arm.comsystem.cpu.fetch.Branches 175093442 # Number of branches that fetch encountered 42110726Sandreas.hansson@arm.comsystem.cpu.fetch.predictedBranches 95993587 # Number of branches that fetch has predicted taken 42210726Sandreas.hansson@arm.comsystem.cpu.fetch.Cycles 450556948 # Number of cycles fetch has run and was not squashing or blocked 42310726Sandreas.hansson@arm.comsystem.cpu.fetch.SquashCycles 14942959 # Number of cycles fetch has spent squashing 42410726Sandreas.hansson@arm.comsystem.cpu.fetch.MiscStallCycles 6375 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 42510726Sandreas.hansson@arm.comsystem.cpu.fetch.PendingTrapStallCycles 162 # Number of stall cycles due to pending traps 42610726Sandreas.hansson@arm.comsystem.cpu.fetch.IcacheWaitRetryStallCycles 12684 # Number of stall cycles due to full MSHR 42710726Sandreas.hansson@arm.comsystem.cpu.fetch.CacheLines 236728618 # Number of cache lines fetched 42810726Sandreas.hansson@arm.comsystem.cpu.fetch.IcacheSquashes 34396 # Number of outstanding Icache misses that were squashed 42910726Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::samples 465881386 # Number of instructions fetched each cycle (Total) 43010726Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::mean 1.701216 # Number of instructions fetched each cycle (Total) 43110726Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::stdev 1.179605 # Number of instructions fetched each cycle (Total) 4328317SN/Asystem.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 43310726Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::0 93942381 20.16% 20.16% # Number of instructions fetched each cycle (Total) 43410726Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::1 132696529 28.48% 48.65% # Number of instructions fetched each cycle (Total) 43510726Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::2 57859169 12.42% 61.07% # Number of instructions fetched each cycle (Total) 43610726Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::3 181383307 38.93% 100.00% # Number of instructions fetched each cycle (Total) 4378317SN/Asystem.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 4388317SN/Asystem.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 43910409Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total) 44010726Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::total 465881386 # Number of instructions fetched each cycle (Total) 44110726Sandreas.hansson@arm.comsystem.cpu.fetch.branchRate 0.375123 # Number of branch fetches per cycle 44210726Sandreas.hansson@arm.comsystem.cpu.fetch.rate 1.567878 # Number of inst fetches per cycle 44310726Sandreas.hansson@arm.comsystem.cpu.decode.IdleCycles 32362328 # Number of cycles decode is idle 44410726Sandreas.hansson@arm.comsystem.cpu.decode.BlockedCycles 117422213 # Number of cycles decode is blocked 44510726Sandreas.hansson@arm.comsystem.cpu.decode.RunCycles 287082190 # Number of cycles decode is running 44610726Sandreas.hansson@arm.comsystem.cpu.decode.UnblockCycles 22031979 # Number of cycles decode is unblocking 44710726Sandreas.hansson@arm.comsystem.cpu.decode.SquashCycles 6982676 # Number of cycles decode is squashing 44810726Sandreas.hansson@arm.comsystem.cpu.decode.BranchResolved 24051776 # Number of times decode resolved a branch 44910726Sandreas.hansson@arm.comsystem.cpu.decode.BranchMispred 496598 # Number of times decode detected a branch misprediction 45010726Sandreas.hansson@arm.comsystem.cpu.decode.DecodedInsts 715820836 # Number of instructions handled by decode 45110726Sandreas.hansson@arm.comsystem.cpu.decode.SquashedInsts 30011268 # Number of squashed instructions handled by decode 45210726Sandreas.hansson@arm.comsystem.cpu.rename.SquashCycles 6982676 # Number of cycles rename is squashing 45310726Sandreas.hansson@arm.comsystem.cpu.rename.IdleCycles 63423410 # Number of cycles rename is idle 45410726Sandreas.hansson@arm.comsystem.cpu.rename.BlockCycles 54356901 # Number of cycles rename is blocking 45510726Sandreas.hansson@arm.comsystem.cpu.rename.serializeStallCycles 40333857 # count of cycles rename stalled for serializing inst 45610726Sandreas.hansson@arm.comsystem.cpu.rename.RunCycles 276674345 # Number of cycles rename is running 45710726Sandreas.hansson@arm.comsystem.cpu.rename.UnblockCycles 24110197 # Number of cycles rename is unblocking 45810726Sandreas.hansson@arm.comsystem.cpu.rename.RenamedInsts 686603373 # Number of instructions processed by rename 45910726Sandreas.hansson@arm.comsystem.cpu.rename.SquashedInsts 13342977 # Number of squashed instructions processed by rename 46010726Sandreas.hansson@arm.comsystem.cpu.rename.ROBFullEvents 9430232 # Number of times rename has blocked due to ROB full 46110726Sandreas.hansson@arm.comsystem.cpu.rename.IQFullEvents 2385222 # Number of times rename has blocked due to IQ full 46210726Sandreas.hansson@arm.comsystem.cpu.rename.LQFullEvents 1668168 # Number of times rename has blocked due to LQ full 46310726Sandreas.hansson@arm.comsystem.cpu.rename.SQFullEvents 1866322 # Number of times rename has blocked due to SQ full 46410726Sandreas.hansson@arm.comsystem.cpu.rename.RenamedOperands 831029947 # Number of destination operands rename has renamed 46510726Sandreas.hansson@arm.comsystem.cpu.rename.RenameLookups 3019214336 # Number of register rename lookups that rename has made 46610726Sandreas.hansson@arm.comsystem.cpu.rename.int_rename_lookups 723928049 # Number of integer rename lookups 46710409Sandreas.hansson@arm.comsystem.cpu.rename.fp_rename_lookups 416 # Number of floating rename lookups 46810352Sandreas.hansson@arm.comsystem.cpu.rename.CommittedMaps 654123751 # Number of HB maps that are committed 46910726Sandreas.hansson@arm.comsystem.cpu.rename.UndoneMaps 176906196 # Number of HB maps that are undone due to squashing 47010726Sandreas.hansson@arm.comsystem.cpu.rename.serializingInsts 1544708 # count of serializing insts renamed 47110726Sandreas.hansson@arm.comsystem.cpu.rename.tempSerializingInsts 1534779 # count of temporary serializing insts renamed 47210726Sandreas.hansson@arm.comsystem.cpu.rename.skidInsts 42310456 # count of insts added to the skid buffer 47310726Sandreas.hansson@arm.comsystem.cpu.memDep0.insertedLoads 143529227 # Number of loads inserted to the mem dependence unit. 47410726Sandreas.hansson@arm.comsystem.cpu.memDep0.insertedStores 67980457 # Number of stores inserted to the mem dependence unit. 47510726Sandreas.hansson@arm.comsystem.cpu.memDep0.conflictingLoads 12876117 # Number of conflicting loads. 47610726Sandreas.hansson@arm.comsystem.cpu.memDep0.conflictingStores 11223865 # Number of conflicting stores. 47710726Sandreas.hansson@arm.comsystem.cpu.iq.iqInstsAdded 668168633 # Number of instructions added to the IQ (excludes non-spec) 47810726Sandreas.hansson@arm.comsystem.cpu.iq.iqNonSpecInstsAdded 2978333 # Number of non-speculative instructions added to the IQ 47910726Sandreas.hansson@arm.comsystem.cpu.iq.iqInstsIssued 610244720 # Number of instructions issued 48010726Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedInstsIssued 5860928 # Number of squashed instructions issued 48110726Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedInstsExamined 122748160 # Number of squashed instructions iterated over during squash; mainly for profiling 48210726Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedOperandsExamined 319249921 # Number of squashed operands that are examined and possibly removed from graph 48310726Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedNonSpecRemoved 701 # Number of squashed non-spec instructions that were removed 48410726Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::samples 465881386 # Number of insts issued each cycle 48510726Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::mean 1.309871 # Number of insts issued each cycle 48610726Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::stdev 1.101485 # Number of insts issued each cycle 4878317SN/Asystem.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 48810726Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::0 148726725 31.92% 31.92% # Number of insts issued each cycle 48910726Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::1 101219272 21.73% 53.65% # Number of insts issued each cycle 49010726Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::2 145704053 31.27% 84.93% # Number of insts issued each cycle 49110726Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::3 63308472 13.59% 98.51% # Number of insts issued each cycle 49210726Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::4 6922394 1.49% 100.00% # Number of insts issued each cycle 49310726Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::5 470 0.00% 100.00% # Number of insts issued each cycle 49410409Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle 49510409Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle 49610409Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle 4978317SN/Asystem.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 4988317SN/Asystem.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 49910409Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle 50010726Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::total 465881386 # Number of insts issued each cycle 5018317SN/Asystem.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 50210726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntAlu 71926892 52.97% 52.97% # attempts to use FU when none available 50310726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntMult 30 0.00% 52.97% # attempts to use FU when none available 50410726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntDiv 0 0.00% 52.97% # attempts to use FU when none available 50510726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatAdd 0 0.00% 52.97% # attempts to use FU when none available 50610726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatCmp 0 0.00% 52.97% # attempts to use FU when none available 50710726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatCvt 0 0.00% 52.97% # attempts to use FU when none available 50810726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatMult 0 0.00% 52.97% # attempts to use FU when none available 50910726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatDiv 0 0.00% 52.97% # attempts to use FU when none available 51010726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatSqrt 0 0.00% 52.97% # attempts to use FU when none available 51110726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAdd 0 0.00% 52.97% # attempts to use FU when none available 51210726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAddAcc 0 0.00% 52.97% # attempts to use FU when none available 51310726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAlu 0 0.00% 52.97% # attempts to use FU when none available 51410726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdCmp 0 0.00% 52.97% # attempts to use FU when none available 51510726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdCvt 0 0.00% 52.97% # attempts to use FU when none available 51610726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMisc 0 0.00% 52.97% # attempts to use FU when none available 51710726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMult 0 0.00% 52.97% # attempts to use FU when none available 51810726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMultAcc 0 0.00% 52.97% # attempts to use FU when none available 51910726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdShift 0 0.00% 52.97% # attempts to use FU when none available 52010726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 52.97% # attempts to use FU when none available 52110726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdSqrt 0 0.00% 52.97% # attempts to use FU when none available 52210726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 52.97% # attempts to use FU when none available 52310726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 52.97% # attempts to use FU when none available 52410726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 52.97% # attempts to use FU when none available 52510726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 52.97% # attempts to use FU when none available 52610726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 52.97% # attempts to use FU when none available 52710726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 52.97% # attempts to use FU when none available 52810726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMult 0 0.00% 52.97% # attempts to use FU when none available 52910726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 52.97% # attempts to use FU when none available 53010726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 52.97% # attempts to use FU when none available 53110726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::MemRead 44548808 32.81% 85.78% # attempts to use FU when none available 53210726Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::MemWrite 19308609 14.22% 100.00% # attempts to use FU when none available 5338317SN/Asystem.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 5348317SN/Asystem.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 5358317SN/Asystem.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued 53610726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntAlu 413151205 67.70% 67.70% # Type of FU issued 53710726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntMult 351762 0.06% 67.76% # Type of FU issued 53810409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.76% # Type of FU issued 53910409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatAdd 0 0.00% 67.76% # Type of FU issued 54010409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.76% # Type of FU issued 54110409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.76% # Type of FU issued 54210409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.76% # Type of FU issued 54310409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.76% # Type of FU issued 54410409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.76% # Type of FU issued 54510409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.76% # Type of FU issued 54610409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.76% # Type of FU issued 54710409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.76% # Type of FU issued 54810409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.76% # Type of FU issued 54910409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.76% # Type of FU issued 55010409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.76% # Type of FU issued 55110409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.76% # Type of FU issued 55210409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.76% # Type of FU issued 55310409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.76% # Type of FU issued 55410409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.76% # Type of FU issued 55510409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.76% # Type of FU issued 55610409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.76% # Type of FU issued 55710409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.76% # Type of FU issued 55810409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.76% # Type of FU issued 55910409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.76% # Type of FU issued 56010409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.76% # Type of FU issued 56110409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMisc 3 0.00% 67.76% # Type of FU issued 56210409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.76% # Type of FU issued 56310409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.76% # Type of FU issued 56410409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.76% # Type of FU issued 56510726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::MemRead 134213175 21.99% 89.75% # Type of FU issued 56610726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::MemWrite 62528575 10.25% 100.00% # Type of FU issued 5678317SN/Asystem.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 5688317SN/Asystem.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 56910726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::total 610244720 # Type of FU issued 57010726Sandreas.hansson@arm.comsystem.cpu.iq.rate 1.307397 # Inst issue rate 57110726Sandreas.hansson@arm.comsystem.cpu.iq.fu_busy_cnt 135784339 # FU busy when requested 57210726Sandreas.hansson@arm.comsystem.cpu.iq.fu_busy_rate 0.222508 # FU busy rate (busy events/executed inst) 57310726Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_reads 1828015800 # Number of integer instruction queue reads 57410726Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_writes 793923222 # Number of integer instruction queue writes 57510726Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_wakeup_accesses 594984495 # Number of integer instruction queue wakeup accesses 57610409Sandreas.hansson@arm.comsystem.cpu.iq.fp_inst_queue_reads 293 # Number of floating instruction queue reads 57710409Sandreas.hansson@arm.comsystem.cpu.iq.fp_inst_queue_writes 316 # Number of floating instruction queue writes 5788317SN/Asystem.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses 57910726Sandreas.hansson@arm.comsystem.cpu.iq.int_alu_accesses 746028882 # Number of integer alu accesses 58010409Sandreas.hansson@arm.comsystem.cpu.iq.fp_alu_accesses 177 # Number of floating point alu accesses 58110726Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.forwLoads 7272735 # Number of loads that had data forwarded from stores 5828317SN/Asystem.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 58310726Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.squashedLoads 27644471 # Number of loads squashed 58410726Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.ignoredResponses 25523 # Number of memory responses ignored because the instruction is squashed 58510726Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.memOrderViolation 28862 # Number of memory ordering violations 58610726Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.squashedStores 11119980 # Number of stores squashed 5878317SN/Asystem.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 5888317SN/Asystem.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 58910726Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.rescheduledLoads 225173 # Number of loads that were rescheduled 59010726Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.cacheBlocked 19543 # Number of times an access to memory failed due to the cache being blocked 5918317SN/Asystem.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 59210726Sandreas.hansson@arm.comsystem.cpu.iew.iewSquashCycles 6982676 # Number of cycles IEW is squashing 59310726Sandreas.hansson@arm.comsystem.cpu.iew.iewBlockCycles 23041794 # Number of cycles IEW is blocking 59410726Sandreas.hansson@arm.comsystem.cpu.iew.iewUnblockCycles 922625 # Number of cycles IEW is unblocking 59510726Sandreas.hansson@arm.comsystem.cpu.iew.iewDispatchedInsts 672634659 # Number of instructions dispatched to IQ 59610409Sandreas.hansson@arm.comsystem.cpu.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch 59710726Sandreas.hansson@arm.comsystem.cpu.iew.iewDispLoadInsts 143529227 # Number of dispatched load instructions 59810726Sandreas.hansson@arm.comsystem.cpu.iew.iewDispStoreInsts 67980457 # Number of dispatched store instructions 59910726Sandreas.hansson@arm.comsystem.cpu.iew.iewDispNonSpecInsts 1489791 # Number of dispatched non-speculative instructions 60010726Sandreas.hansson@arm.comsystem.cpu.iew.iewIQFullEvents 257738 # Number of times the IQ has become full, causing a stall 60110726Sandreas.hansson@arm.comsystem.cpu.iew.iewLSQFullEvents 528673 # Number of times the LSQ has become full, causing a stall 60210726Sandreas.hansson@arm.comsystem.cpu.iew.memOrderViolationEvents 28862 # Number of memory order violations 60310726Sandreas.hansson@arm.comsystem.cpu.iew.predictedTakenIncorrect 3822612 # Number of branches that were predicted taken incorrectly 60410726Sandreas.hansson@arm.comsystem.cpu.iew.predictedNotTakenIncorrect 3731799 # Number of branches that were predicted not taken incorrectly 60510726Sandreas.hansson@arm.comsystem.cpu.iew.branchMispredicts 7554411 # Number of branch mispredicts detected at execute 60610726Sandreas.hansson@arm.comsystem.cpu.iew.iewExecutedInsts 599400407 # Number of executed instructions 60710726Sandreas.hansson@arm.comsystem.cpu.iew.iewExecLoadInsts 129575642 # Number of load instructions executed 60810726Sandreas.hansson@arm.comsystem.cpu.iew.iewExecSquashedInsts 10844313 # Number of squashed instructions skipped in execute 6098317SN/Asystem.cpu.iew.exec_swp 0 # number of swp insts executed 61010726Sandreas.hansson@arm.comsystem.cpu.iew.exec_nop 1487693 # number of nop insts executed 61110726Sandreas.hansson@arm.comsystem.cpu.iew.exec_refs 190530493 # number of memory reference insts executed 61210726Sandreas.hansson@arm.comsystem.cpu.iew.exec_branches 131374378 # Number of branches executed 61310726Sandreas.hansson@arm.comsystem.cpu.iew.exec_stores 60954851 # Number of stores executed 61410726Sandreas.hansson@arm.comsystem.cpu.iew.exec_rate 1.284164 # Inst execution rate 61510726Sandreas.hansson@arm.comsystem.cpu.iew.wb_sent 596279757 # cumulative count of insts sent to commit 61610726Sandreas.hansson@arm.comsystem.cpu.iew.wb_count 594984511 # cumulative count of insts written-back 61710726Sandreas.hansson@arm.comsystem.cpu.iew.wb_producers 349915362 # num instructions producing a value 61810726Sandreas.hansson@arm.comsystem.cpu.iew.wb_consumers 570660996 # num instructions consuming a value 6198317SN/Asystem.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 62010726Sandreas.hansson@arm.comsystem.cpu.iew.wb_rate 1.274704 # insts written-back per cycle 62110726Sandreas.hansson@arm.comsystem.cpu.iew.wb_fanout 0.613176 # average fanout of values written-back 6228317SN/Asystem.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 62310726Sandreas.hansson@arm.comsystem.cpu.commit.commitSquashedInsts 110032490 # The number of squashed insts skipped by commit 6249459Ssaidi@eecs.umich.edusystem.cpu.commit.commitNonSpecStalls 2977632 # The number of times commit has been forced to stall to communicate backwards 62510726Sandreas.hansson@arm.comsystem.cpu.commit.branchMispredicts 6956452 # The number of times a branch was mispredicted 62610726Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::samples 448764802 # Number of insts commited each cycle 62710726Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::mean 1.222678 # Number of insts commited each cycle 62810726Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::stdev 1.888107 # Number of insts commited each cycle 6298241SN/Asystem.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 63010726Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::0 219732753 48.96% 48.96% # Number of insts commited each cycle 63110726Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::1 116339584 25.92% 74.89% # Number of insts commited each cycle 63210726Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::2 43745322 9.75% 84.64% # Number of insts commited each cycle 63310726Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::3 23276938 5.19% 89.82% # Number of insts commited each cycle 63410726Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::4 11568250 2.58% 92.40% # Number of insts commited each cycle 63510726Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::5 7761637 1.73% 94.13% # Number of insts commited each cycle 63610726Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::6 8261110 1.84% 95.97% # Number of insts commited each cycle 63710726Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::7 4247723 0.95% 96.92% # Number of insts commited each cycle 63810726Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::8 13831485 3.08% 100.00% # Number of insts commited each cycle 6398241SN/Asystem.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 6408241SN/Asystem.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 6418241SN/Asystem.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 64210726Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::total 448764802 # Number of insts commited each cycle 6439459Ssaidi@eecs.umich.edusystem.cpu.commit.committedInsts 506581607 # Number of instructions committed 64410352Sandreas.hansson@arm.comsystem.cpu.commit.committedOps 548694828 # Number of ops (including micro ops) committed 6458317SN/Asystem.cpu.commit.swp_count 0 # Number of s/w prefetches committed 64610352Sandreas.hansson@arm.comsystem.cpu.commit.refs 172745233 # Number of memory references committed 64710352Sandreas.hansson@arm.comsystem.cpu.commit.loads 115884756 # Number of loads committed 6488317SN/Asystem.cpu.commit.membars 1488542 # Number of memory barriers committed 6499459Ssaidi@eecs.umich.edusystem.cpu.commit.branches 121548301 # Number of branches committed 6508241SN/Asystem.cpu.commit.fp_insts 16 # Number of committed floating point instructions. 65110352Sandreas.hansson@arm.comsystem.cpu.commit.int_insts 448454354 # Number of committed integer instructions. 6528241SN/Asystem.cpu.commit.function_calls 9757362 # Number of function calls committed. 65310220Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction 65410352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::IntAlu 375610373 68.46% 68.46% # Class of committed instruction 65510352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::IntMult 339219 0.06% 68.52% # Class of committed instruction 65610352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::IntDiv 0 0.00% 68.52% # Class of committed instruction 65710352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatAdd 0 0.00% 68.52% # Class of committed instruction 65810352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatCmp 0 0.00% 68.52% # Class of committed instruction 65910352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatCvt 0 0.00% 68.52% # Class of committed instruction 66010352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatMult 0 0.00% 68.52% # Class of committed instruction 66110352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatDiv 0 0.00% 68.52% # Class of committed instruction 66210352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatSqrt 0 0.00% 68.52% # Class of committed instruction 66310352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdAdd 0 0.00% 68.52% # Class of committed instruction 66410352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 68.52% # Class of committed instruction 66510352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdAlu 0 0.00% 68.52% # Class of committed instruction 66610352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdCmp 0 0.00% 68.52% # Class of committed instruction 66710352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdCvt 0 0.00% 68.52% # Class of committed instruction 66810352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdMisc 0 0.00% 68.52% # Class of committed instruction 66910352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdMult 0 0.00% 68.52% # Class of committed instruction 67010352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 68.52% # Class of committed instruction 67110352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdShift 0 0.00% 68.52% # Class of committed instruction 67210352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 68.52% # Class of committed instruction 67310352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdSqrt 0 0.00% 68.52% # Class of committed instruction 67410352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 68.52% # Class of committed instruction 67510352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 68.52% # Class of committed instruction 67610352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 68.52% # Class of committed instruction 67710352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 68.52% # Class of committed instruction 67810352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 68.52% # Class of committed instruction 67910352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatMisc 3 0.00% 68.52% # Class of committed instruction 68010352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 68.52% # Class of committed instruction 68110352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 68.52% # Class of committed instruction 68210352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 68.52% # Class of committed instruction 68310352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::MemRead 115884756 21.12% 89.64% # Class of committed instruction 68410352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::MemWrite 56860477 10.36% 100.00% # Class of committed instruction 68510220Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 68610220Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 68710352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::total 548694828 # Class of committed instruction 68810726Sandreas.hansson@arm.comsystem.cpu.commit.bw_lim_events 13831485 # number cycles where commit BW limit reached 6898317SN/Asystem.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits 69010726Sandreas.hansson@arm.comsystem.cpu.rob.rob_reads 1093653497 # The number of ROB reads 69110726Sandreas.hansson@arm.comsystem.cpu.rob.rob_writes 1334601058 # The number of ROB writes 69210726Sandreas.hansson@arm.comsystem.cpu.timesIdled 13925 # Number of times that the entire CPU went into an idle state and unscheduled itself 69310726Sandreas.hansson@arm.comsystem.cpu.idleCycles 881662 # Total number of cycles that the CPU has spent unscheduled due to idling 6949459Ssaidi@eecs.umich.edusystem.cpu.committedInsts 505237723 # Number of Instructions Simulated 69510352Sandreas.hansson@arm.comsystem.cpu.committedOps 547350944 # Number of Ops (including micro ops) Simulated 69610726Sandreas.hansson@arm.comsystem.cpu.cpi 0.923848 # CPI: Cycles Per Instruction 69710726Sandreas.hansson@arm.comsystem.cpu.cpi_total 0.923848 # CPI: Total CPI of All Threads 69810726Sandreas.hansson@arm.comsystem.cpu.ipc 1.082429 # IPC: Instructions Per Cycle 69910726Sandreas.hansson@arm.comsystem.cpu.ipc_total 1.082429 # IPC: Total IPC of All Threads 70010726Sandreas.hansson@arm.comsystem.cpu.int_regfile_reads 611089137 # number of integer regfile reads 70110726Sandreas.hansson@arm.comsystem.cpu.int_regfile_writes 328121807 # number of integer regfile writes 7028317SN/Asystem.cpu.fp_regfile_reads 16 # number of floating regfile reads 70310726Sandreas.hansson@arm.comsystem.cpu.cc_regfile_reads 2170187431 # number of cc regfile reads 70410726Sandreas.hansson@arm.comsystem.cpu.cc_regfile_writes 376547848 # number of cc regfile writes 70510726Sandreas.hansson@arm.comsystem.cpu.misc_regfile_reads 217970630 # number of misc regfile reads 7069459Ssaidi@eecs.umich.edusystem.cpu.misc_regfile_writes 2977084 # number of misc regfile writes 70710726Sandreas.hansson@arm.comsystem.cpu.dcache.tags.replacements 2821443 # number of replacements 70810726Sandreas.hansson@arm.comsystem.cpu.dcache.tags.tagsinuse 511.630682 # Cycle average of tags in use 70910726Sandreas.hansson@arm.comsystem.cpu.dcache.tags.total_refs 169417803 # Total number of references to valid blocks. 71010726Sandreas.hansson@arm.comsystem.cpu.dcache.tags.sampled_refs 2821955 # Sample count of references to valid blocks. 71110726Sandreas.hansson@arm.comsystem.cpu.dcache.tags.avg_refs 60.035615 # Average number of references to valid blocks. 71210726Sandreas.hansson@arm.comsystem.cpu.dcache.tags.warmup_cycle 498977500 # Cycle when the warmup percentage was hit. 71310726Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_blocks::cpu.data 511.630682 # Average occupied blocks per requestor 71410726Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_percent::cpu.data 0.999279 # Average percentage of cache occupancy 71510726Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_percent::total 0.999279 # Average percentage of cache occupancy 71610628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 71710726Sandreas.hansson@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::0 164 # Occupied blocks per task id 71810726Sandreas.hansson@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::1 281 # Occupied blocks per task id 71910726Sandreas.hansson@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::2 67 # Occupied blocks per task id 72010628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 72110726Sandreas.hansson@arm.comsystem.cpu.dcache.tags.tag_accesses 356251797 # Number of tag accesses 72210726Sandreas.hansson@arm.comsystem.cpu.dcache.tags.data_accesses 356251797 # Number of data accesses 72310726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_hits::cpu.data 114676407 # number of ReadReq hits 72410726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_hits::total 114676407 # number of ReadReq hits 72510726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_hits::cpu.data 51761464 # number of WriteReq hits 72610726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_hits::total 51761464 # number of WriteReq hits 72710726Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_hits::cpu.data 2782 # number of SoftPFReq hits 72810726Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_hits::total 2782 # number of SoftPFReq hits 72910726Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_hits::cpu.data 1488559 # number of LoadLockedReq hits 73010726Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_hits::total 1488559 # number of LoadLockedReq hits 73110628Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_hits::cpu.data 1488541 # number of StoreCondReq hits 73210628Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_hits::total 1488541 # number of StoreCondReq hits 73310726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_hits::cpu.data 166437871 # number of demand (read+write) hits 73410726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_hits::total 166437871 # number of demand (read+write) hits 73510726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_hits::cpu.data 166440653 # number of overall hits 73610726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_hits::total 166440653 # number of overall hits 73710726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_misses::cpu.data 4819248 # number of ReadReq misses 73810726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_misses::total 4819248 # number of ReadReq misses 73910726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_misses::cpu.data 2477842 # number of WriteReq misses 74010726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_misses::total 2477842 # number of WriteReq misses 74110726Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_misses::cpu.data 12 # number of SoftPFReq misses 74210726Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_misses::total 12 # number of SoftPFReq misses 74310628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_misses::cpu.data 66 # number of LoadLockedReq misses 74410628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_misses::total 66 # number of LoadLockedReq misses 74510726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_misses::cpu.data 7297090 # number of demand (read+write) misses 74610726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_misses::total 7297090 # number of demand (read+write) misses 74710726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_misses::cpu.data 7297102 # number of overall misses 74810726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_misses::total 7297102 # number of overall misses 74910726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_latency::cpu.data 56184151983 # number of ReadReq miss cycles 75010726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_latency::total 56184151983 # number of ReadReq miss cycles 75110726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_latency::cpu.data 18816988488 # number of WriteReq miss cycles 75210726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_latency::total 18816988488 # number of WriteReq miss cycles 75310726Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 1349500 # number of LoadLockedReq miss cycles 75410726Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_latency::total 1349500 # number of LoadLockedReq miss cycles 75510726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_latency::cpu.data 75001140471 # number of demand (read+write) miss cycles 75610726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_latency::total 75001140471 # number of demand (read+write) miss cycles 75710726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_latency::cpu.data 75001140471 # number of overall miss cycles 75810726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_latency::total 75001140471 # number of overall miss cycles 75910726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_accesses::cpu.data 119495655 # number of ReadReq accesses(hits+misses) 76010726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_accesses::total 119495655 # number of ReadReq accesses(hits+misses) 76110628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_accesses::cpu.data 54239306 # number of WriteReq accesses(hits+misses) 76210628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_accesses::total 54239306 # number of WriteReq accesses(hits+misses) 76310726Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_accesses::cpu.data 2794 # number of SoftPFReq accesses(hits+misses) 76410726Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_accesses::total 2794 # number of SoftPFReq accesses(hits+misses) 76510726Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::cpu.data 1488625 # number of LoadLockedReq accesses(hits+misses) 76610726Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::total 1488625 # number of LoadLockedReq accesses(hits+misses) 76710628Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_accesses::cpu.data 1488541 # number of StoreCondReq accesses(hits+misses) 76810628Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_accesses::total 1488541 # number of StoreCondReq accesses(hits+misses) 76910726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_accesses::cpu.data 173734961 # number of demand (read+write) accesses 77010726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_accesses::total 173734961 # number of demand (read+write) accesses 77110726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_accesses::cpu.data 173737755 # number of overall (read+write) accesses 77210726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_accesses::total 173737755 # number of overall (read+write) accesses 77310726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.040330 # miss rate for ReadReq accesses 77410726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_rate::total 0.040330 # miss rate for ReadReq accesses 77510726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.045684 # miss rate for WriteReq accesses 77610726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_rate::total 0.045684 # miss rate for WriteReq accesses 77710726Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.004295 # miss rate for SoftPFReq accesses 77810726Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_miss_rate::total 0.004295 # miss rate for SoftPFReq accesses 77910628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000044 # miss rate for LoadLockedReq accesses 78010628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_rate::total 0.000044 # miss rate for LoadLockedReq accesses 78110726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_rate::cpu.data 0.042001 # miss rate for demand accesses 78210726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_rate::total 0.042001 # miss rate for demand accesses 78310726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_rate::cpu.data 0.042001 # miss rate for overall accesses 78410726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_rate::total 0.042001 # miss rate for overall accesses 78510726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 11658.281952 # average ReadReq miss latency 78610726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::total 11658.281952 # average ReadReq miss latency 78710726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 7594.103453 # average WriteReq miss latency 78810726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::total 7594.103453 # average WriteReq miss latency 78910726Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 20446.969697 # average LoadLockedReq miss latency 79010726Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_avg_miss_latency::total 20446.969697 # average LoadLockedReq miss latency 79110726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_miss_latency::cpu.data 10278.226042 # average overall miss latency 79210726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_miss_latency::total 10278.226042 # average overall miss latency 79310726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_miss_latency::cpu.data 10278.209140 # average overall miss latency 79410726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_miss_latency::total 10278.209140 # average overall miss latency 79510726Sandreas.hansson@arm.comsystem.cpu.dcache.blocked_cycles::no_mshrs 2 # number of cycles access was blocked 79610726Sandreas.hansson@arm.comsystem.cpu.dcache.blocked_cycles::no_targets 705176 # number of cycles access was blocked 79710726Sandreas.hansson@arm.comsystem.cpu.dcache.blocked::no_mshrs 1 # number of cycles access was blocked 79810726Sandreas.hansson@arm.comsystem.cpu.dcache.blocked::no_targets 220270 # number of cycles access was blocked 79910726Sandreas.hansson@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_mshrs 2 # average number of cycles each access was blocked 80010726Sandreas.hansson@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_targets 3.201416 # average number of cycles each access was blocked 80110628Sandreas.hansson@arm.comsystem.cpu.dcache.fast_writes 0 # number of fast writes performed 80210628Sandreas.hansson@arm.comsystem.cpu.dcache.cache_copies 0 # number of cache copies performed 80310726Sandreas.hansson@arm.comsystem.cpu.dcache.writebacks::writebacks 2356074 # number of writebacks 80410726Sandreas.hansson@arm.comsystem.cpu.dcache.writebacks::total 2356074 # number of writebacks 80510726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::cpu.data 2516883 # number of ReadReq MSHR hits 80610726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::total 2516883 # number of ReadReq MSHR hits 80710726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::cpu.data 1958234 # number of WriteReq MSHR hits 80810726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::total 1958234 # number of WriteReq MSHR hits 80910628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 66 # number of LoadLockedReq MSHR hits 81010628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_hits::total 66 # number of LoadLockedReq MSHR hits 81110726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_hits::cpu.data 4475117 # number of demand (read+write) MSHR hits 81210726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_hits::total 4475117 # number of demand (read+write) MSHR hits 81310726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_hits::cpu.data 4475117 # number of overall MSHR hits 81410726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_hits::total 4475117 # number of overall MSHR hits 81510726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 2302365 # number of ReadReq MSHR misses 81610726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::total 2302365 # number of ReadReq MSHR misses 81710726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 519608 # number of WriteReq MSHR misses 81810726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::total 519608 # number of WriteReq MSHR misses 81910628Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 10 # number of SoftPFReq MSHR misses 82010628Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_mshr_misses::total 10 # number of SoftPFReq MSHR misses 82110726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_misses::cpu.data 2821973 # number of demand (read+write) MSHR misses 82210726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_misses::total 2821973 # number of demand (read+write) MSHR misses 82310726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_misses::cpu.data 2821983 # number of overall MSHR misses 82410726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_misses::total 2821983 # number of overall MSHR misses 82510726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 27555148045 # number of ReadReq MSHR miss cycles 82610726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::total 27555148045 # number of ReadReq MSHR miss cycles 82710726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4324407514 # number of WriteReq MSHR miss cycles 82810726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::total 4324407514 # number of WriteReq MSHR miss cycles 82910726Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 652250 # number of SoftPFReq MSHR miss cycles 83010726Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_latency::total 652250 # number of SoftPFReq MSHR miss cycles 83110726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 31879555559 # number of demand (read+write) MSHR miss cycles 83210726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::total 31879555559 # number of demand (read+write) MSHR miss cycles 83310726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 31880207809 # number of overall MSHR miss cycles 83410726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::total 31880207809 # number of overall MSHR miss cycles 83510726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.019267 # mshr miss rate for ReadReq accesses 83610726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::total 0.019267 # mshr miss rate for ReadReq accesses 83710726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.009580 # mshr miss rate for WriteReq accesses 83810726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::total 0.009580 # mshr miss rate for WriteReq accesses 83910726Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.003579 # mshr miss rate for SoftPFReq accesses 84010726Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.003579 # mshr miss rate for SoftPFReq accesses 84110726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.016243 # mshr miss rate for demand accesses 84210726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::total 0.016243 # mshr miss rate for demand accesses 84310726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.016243 # mshr miss rate for overall accesses 84410726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::total 0.016243 # mshr miss rate for overall accesses 84510726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11968.192726 # average ReadReq mshr miss latency 84610726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11968.192726 # average ReadReq mshr miss latency 84710726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 8322.442137 # average WriteReq mshr miss latency 84810726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 8322.442137 # average WriteReq mshr miss latency 84910726Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 65225 # average SoftPFReq mshr miss latency 85010726Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 65225 # average SoftPFReq mshr miss latency 85110726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11296.903110 # average overall mshr miss latency 85210726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::total 11296.903110 # average overall mshr miss latency 85310726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11297.094210 # average overall mshr miss latency 85410726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::total 11297.094210 # average overall mshr miss latency 85510628Sandreas.hansson@arm.comsystem.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 85610726Sandreas.hansson@arm.comsystem.cpu.icache.tags.replacements 73466 # number of replacements 85710726Sandreas.hansson@arm.comsystem.cpu.icache.tags.tagsinuse 466.200525 # Cycle average of tags in use 85810726Sandreas.hansson@arm.comsystem.cpu.icache.tags.total_refs 236646541 # Total number of references to valid blocks. 85910726Sandreas.hansson@arm.comsystem.cpu.icache.tags.sampled_refs 73978 # Sample count of references to valid blocks. 86010726Sandreas.hansson@arm.comsystem.cpu.icache.tags.avg_refs 3198.877247 # Average number of references to valid blocks. 86110726Sandreas.hansson@arm.comsystem.cpu.icache.tags.warmup_cycle 115003506250 # Cycle when the warmup percentage was hit. 86210726Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_blocks::cpu.inst 466.200525 # Average occupied blocks per requestor 86310726Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_percent::cpu.inst 0.910548 # Average percentage of cache occupancy 86410726Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_percent::total 0.910548 # Average percentage of cache occupancy 86510628Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 86610628Sandreas.hansson@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::0 101 # Occupied blocks per task id 86710628Sandreas.hansson@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::1 257 # Occupied blocks per task id 86810628Sandreas.hansson@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::2 119 # Occupied blocks per task id 86910726Sandreas.hansson@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::3 20 # Occupied blocks per task id 87010726Sandreas.hansson@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::4 15 # Occupied blocks per task id 87110628Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 87210726Sandreas.hansson@arm.comsystem.cpu.icache.tags.tag_accesses 473531001 # Number of tag accesses 87310726Sandreas.hansson@arm.comsystem.cpu.icache.tags.data_accesses 473531001 # Number of data accesses 87410726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_hits::cpu.inst 236646541 # number of ReadReq hits 87510726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_hits::total 236646541 # number of ReadReq hits 87610726Sandreas.hansson@arm.comsystem.cpu.icache.demand_hits::cpu.inst 236646541 # number of demand (read+write) hits 87710726Sandreas.hansson@arm.comsystem.cpu.icache.demand_hits::total 236646541 # number of demand (read+write) hits 87810726Sandreas.hansson@arm.comsystem.cpu.icache.overall_hits::cpu.inst 236646541 # number of overall hits 87910726Sandreas.hansson@arm.comsystem.cpu.icache.overall_hits::total 236646541 # number of overall hits 88010726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_misses::cpu.inst 81956 # number of ReadReq misses 88110726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_misses::total 81956 # number of ReadReq misses 88210726Sandreas.hansson@arm.comsystem.cpu.icache.demand_misses::cpu.inst 81956 # number of demand (read+write) misses 88310726Sandreas.hansson@arm.comsystem.cpu.icache.demand_misses::total 81956 # number of demand (read+write) misses 88410726Sandreas.hansson@arm.comsystem.cpu.icache.overall_misses::cpu.inst 81956 # number of overall misses 88510726Sandreas.hansson@arm.comsystem.cpu.icache.overall_misses::total 81956 # number of overall misses 88610726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_latency::cpu.inst 1579166787 # number of ReadReq miss cycles 88710726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_latency::total 1579166787 # number of ReadReq miss cycles 88810726Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_latency::cpu.inst 1579166787 # number of demand (read+write) miss cycles 88910726Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_latency::total 1579166787 # number of demand (read+write) miss cycles 89010726Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_latency::cpu.inst 1579166787 # number of overall miss cycles 89110726Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_latency::total 1579166787 # number of overall miss cycles 89210726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_accesses::cpu.inst 236728497 # number of ReadReq accesses(hits+misses) 89310726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_accesses::total 236728497 # number of ReadReq accesses(hits+misses) 89410726Sandreas.hansson@arm.comsystem.cpu.icache.demand_accesses::cpu.inst 236728497 # number of demand (read+write) accesses 89510726Sandreas.hansson@arm.comsystem.cpu.icache.demand_accesses::total 236728497 # number of demand (read+write) accesses 89610726Sandreas.hansson@arm.comsystem.cpu.icache.overall_accesses::cpu.inst 236728497 # number of overall (read+write) accesses 89710726Sandreas.hansson@arm.comsystem.cpu.icache.overall_accesses::total 236728497 # number of overall (read+write) accesses 89810726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000346 # miss rate for ReadReq accesses 89910726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_rate::total 0.000346 # miss rate for ReadReq accesses 90010726Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_rate::cpu.inst 0.000346 # miss rate for demand accesses 90110726Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_rate::total 0.000346 # miss rate for demand accesses 90210726Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_rate::cpu.inst 0.000346 # miss rate for overall accesses 90310726Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_rate::total 0.000346 # miss rate for overall accesses 90410726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 19268.470728 # average ReadReq miss latency 90510726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::total 19268.470728 # average ReadReq miss latency 90610726Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_miss_latency::cpu.inst 19268.470728 # average overall miss latency 90710726Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_miss_latency::total 19268.470728 # average overall miss latency 90810726Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_miss_latency::cpu.inst 19268.470728 # average overall miss latency 90910726Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_miss_latency::total 19268.470728 # average overall miss latency 91010726Sandreas.hansson@arm.comsystem.cpu.icache.blocked_cycles::no_mshrs 192617 # number of cycles access was blocked 91110726Sandreas.hansson@arm.comsystem.cpu.icache.blocked_cycles::no_targets 91 # number of cycles access was blocked 91210726Sandreas.hansson@arm.comsystem.cpu.icache.blocked::no_mshrs 6539 # number of cycles access was blocked 91310726Sandreas.hansson@arm.comsystem.cpu.icache.blocked::no_targets 4 # number of cycles access was blocked 91410726Sandreas.hansson@arm.comsystem.cpu.icache.avg_blocked_cycles::no_mshrs 29.456645 # average number of cycles each access was blocked 91510726Sandreas.hansson@arm.comsystem.cpu.icache.avg_blocked_cycles::no_targets 22.750000 # average number of cycles each access was blocked 91610628Sandreas.hansson@arm.comsystem.cpu.icache.fast_writes 0 # number of fast writes performed 91710628Sandreas.hansson@arm.comsystem.cpu.icache.cache_copies 0 # number of cache copies performed 91810726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_hits::cpu.inst 7948 # number of ReadReq MSHR hits 91910726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_hits::total 7948 # number of ReadReq MSHR hits 92010726Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_hits::cpu.inst 7948 # number of demand (read+write) MSHR hits 92110726Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_hits::total 7948 # number of demand (read+write) MSHR hits 92210726Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_hits::cpu.inst 7948 # number of overall MSHR hits 92310726Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_hits::total 7948 # number of overall MSHR hits 92410726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 74008 # number of ReadReq MSHR misses 92510726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_misses::total 74008 # number of ReadReq MSHR misses 92610726Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_misses::cpu.inst 74008 # number of demand (read+write) MSHR misses 92710726Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_misses::total 74008 # number of demand (read+write) MSHR misses 92810726Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_misses::cpu.inst 74008 # number of overall MSHR misses 92910726Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_misses::total 74008 # number of overall MSHR misses 93010726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 1251050514 # number of ReadReq MSHR miss cycles 93110726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::total 1251050514 # number of ReadReq MSHR miss cycles 93210726Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 1251050514 # number of demand (read+write) MSHR miss cycles 93310726Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_latency::total 1251050514 # number of demand (read+write) MSHR miss cycles 93410726Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 1251050514 # number of overall MSHR miss cycles 93510726Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_latency::total 1251050514 # number of overall MSHR miss cycles 93610628Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000313 # mshr miss rate for ReadReq accesses 93710628Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::total 0.000313 # mshr miss rate for ReadReq accesses 93810628Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000313 # mshr miss rate for demand accesses 93910628Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_rate::total 0.000313 # mshr miss rate for demand accesses 94010628Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000313 # mshr miss rate for overall accesses 94110628Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_rate::total 0.000313 # mshr miss rate for overall accesses 94210726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 16904.260539 # average ReadReq mshr miss latency 94310726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16904.260539 # average ReadReq mshr miss latency 94410726Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 16904.260539 # average overall mshr miss latency 94510726Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::total 16904.260539 # average overall mshr miss latency 94610726Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 16904.260539 # average overall mshr miss latency 94710726Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::total 16904.260539 # average overall mshr miss latency 94810628Sandreas.hansson@arm.comsystem.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 94910726Sandreas.hansson@arm.comsystem.cpu.l2cache.prefetcher.num_hwpf_issued 8510841 # number of hwpf issued 95010726Sandreas.hansson@arm.comsystem.cpu.l2cache.prefetcher.pfIdentified 8513336 # number of prefetch candidates identified 95110726Sandreas.hansson@arm.comsystem.cpu.l2cache.prefetcher.pfBufferHit 1033 # number of redundant prefetches already in prefetch queue 95210628Sandreas.hansson@arm.comsystem.cpu.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 95310628Sandreas.hansson@arm.comsystem.cpu.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size 95410726Sandreas.hansson@arm.comsystem.cpu.l2cache.prefetcher.pfSpanPage 743496 # number of prefetches not generated due to page crossing 95510726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.replacements 401010 # number of replacements 95610726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.tagsinuse 15417.841274 # Cycle average of tags in use 95710726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.total_refs 4560227 # Total number of references to valid blocks. 95810726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.sampled_refs 417347 # Sample count of references to valid blocks. 95910726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.avg_refs 10.926704 # Average number of references to valid blocks. 96010726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.warmup_cycle 34597011000 # Cycle when the warmup percentage was hit. 96110726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::writebacks 8457.509015 # Average occupied blocks per requestor 96210726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.inst 475.097428 # Average occupied blocks per requestor 96310726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.data 4918.264697 # Average occupied blocks per requestor 96410726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher 1566.970133 # Average occupied blocks per requestor 96510726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::writebacks 0.516205 # Average percentage of cache occupancy 96610726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.inst 0.028998 # Average percentage of cache occupancy 96710726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.data 0.300187 # Average percentage of cache occupancy 96810726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher 0.095640 # Average percentage of cache occupancy 96910726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::total 0.941030 # Average percentage of cache occupancy 97010726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_task_id_blocks::1022 1096 # Occupied blocks per task id 97110726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_task_id_blocks::1024 15241 # Occupied blocks per task id 97210726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1022::1 1 # Occupied blocks per task id 97310726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1022::2 31 # Occupied blocks per task id 97410726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1022::3 254 # Occupied blocks per task id 97510726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1022::4 810 # Occupied blocks per task id 97610726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::0 139 # Occupied blocks per task id 97710726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::1 213 # Occupied blocks per task id 97810726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::2 1567 # Occupied blocks per task id 97910726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::3 9927 # Occupied blocks per task id 98010726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::4 3395 # Occupied blocks per task id 98110726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_task_id_percent::1022 0.066895 # Percentage of cache occupancy per task id 98210726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_task_id_percent::1024 0.930237 # Percentage of cache occupancy per task id 98310726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.tag_accesses 84971798 # Number of tag accesses 98410726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.data_accesses 84971798 # Number of data accesses 98510726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_hits::cpu.inst 63191 # number of ReadReq hits 98610726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_hits::cpu.data 2156048 # number of ReadReq hits 98710726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_hits::total 2219239 # number of ReadReq hits 98810726Sandreas.hansson@arm.comsystem.cpu.l2cache.Writeback_hits::writebacks 2356074 # number of Writeback hits 98910726Sandreas.hansson@arm.comsystem.cpu.l2cache.Writeback_hits::total 2356074 # number of Writeback hits 99010726Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_hits::cpu.data 26 # number of UpgradeReq hits 99110726Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_hits::total 26 # number of UpgradeReq hits 99210726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_hits::cpu.data 516713 # number of ReadExReq hits 99310726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_hits::total 516713 # number of ReadExReq hits 99410726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits::cpu.inst 63191 # number of demand (read+write) hits 99510726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits::cpu.data 2672761 # number of demand (read+write) hits 99610726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits::total 2735952 # number of demand (read+write) hits 99710726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits::cpu.inst 63191 # number of overall hits 99810726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits::cpu.data 2672761 # number of overall hits 99910726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits::total 2735952 # number of overall hits 100010726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::cpu.inst 10784 # number of ReadReq misses 100110726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::cpu.data 143994 # number of ReadReq misses 100210726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::total 154778 # number of ReadReq misses 100310628Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_misses::cpu.data 2 # number of UpgradeReq misses 100410628Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_misses::total 2 # number of UpgradeReq misses 100510726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_misses::cpu.data 5200 # number of ReadExReq misses 100610726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_misses::total 5200 # number of ReadExReq misses 100710726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::cpu.inst 10784 # number of demand (read+write) misses 100810726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::cpu.data 149194 # number of demand (read+write) misses 100910726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::total 159978 # number of demand (read+write) misses 101010726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::cpu.inst 10784 # number of overall misses 101110726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::cpu.data 149194 # number of overall misses 101210726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::total 159978 # number of overall misses 101310726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.inst 802172675 # number of ReadReq miss cycles 101410726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.data 11140653266 # number of ReadReq miss cycles 101510726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::total 11942825941 # number of ReadReq miss cycles 101610726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 468295272 # number of ReadExReq miss cycles 101710726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::total 468295272 # number of ReadExReq miss cycles 101810726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.inst 802172675 # number of demand (read+write) miss cycles 101910726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.data 11608948538 # number of demand (read+write) miss cycles 102010726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::total 12411121213 # number of demand (read+write) miss cycles 102110726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.inst 802172675 # number of overall miss cycles 102210726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.data 11608948538 # number of overall miss cycles 102310726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::total 12411121213 # number of overall miss cycles 102410726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses::cpu.inst 73975 # number of ReadReq accesses(hits+misses) 102510726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses::cpu.data 2300042 # number of ReadReq accesses(hits+misses) 102610726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses::total 2374017 # number of ReadReq accesses(hits+misses) 102710726Sandreas.hansson@arm.comsystem.cpu.l2cache.Writeback_accesses::writebacks 2356074 # number of Writeback accesses(hits+misses) 102810726Sandreas.hansson@arm.comsystem.cpu.l2cache.Writeback_accesses::total 2356074 # number of Writeback accesses(hits+misses) 102910726Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_accesses::cpu.data 28 # number of UpgradeReq accesses(hits+misses) 103010726Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_accesses::total 28 # number of UpgradeReq accesses(hits+misses) 103110726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_accesses::cpu.data 521913 # number of ReadExReq accesses(hits+misses) 103210726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_accesses::total 521913 # number of ReadExReq accesses(hits+misses) 103310726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::cpu.inst 73975 # number of demand (read+write) accesses 103410726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::cpu.data 2821955 # number of demand (read+write) accesses 103510726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::total 2895930 # number of demand (read+write) accesses 103610726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::cpu.inst 73975 # number of overall (read+write) accesses 103710726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::cpu.data 2821955 # number of overall (read+write) accesses 103810726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::total 2895930 # number of overall (read+write) accesses 103910726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.145779 # miss rate for ReadReq accesses 104010726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.062605 # miss rate for ReadReq accesses 104110726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::total 0.065197 # miss rate for ReadReq accesses 104210726Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.071429 # miss rate for UpgradeReq accesses 104310726Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_miss_rate::total 0.071429 # miss rate for UpgradeReq accesses 104410726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.009963 # miss rate for ReadExReq accesses 104510726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::total 0.009963 # miss rate for ReadExReq accesses 104610726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.145779 # miss rate for demand accesses 104710726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.data 0.052869 # miss rate for demand accesses 104810726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::total 0.055242 # miss rate for demand accesses 104910726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.145779 # miss rate for overall accesses 105010726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.data 0.052869 # miss rate for overall accesses 105110726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::total 0.055242 # miss rate for overall accesses 105210726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74385.448349 # average ReadReq miss latency 105310726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 77368.871384 # average ReadReq miss latency 105410726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::total 77161.004413 # average ReadReq miss latency 105510726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 90056.783077 # average ReadExReq miss latency 105610726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::total 90056.783077 # average ReadExReq miss latency 105710726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74385.448349 # average overall miss latency 105810726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 77811.095205 # average overall miss latency 105910726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::total 77580.174855 # average overall miss latency 106010726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74385.448349 # average overall miss latency 106110726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 77811.095205 # average overall miss latency 106210726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::total 77580.174855 # average overall miss latency 106310628Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 106410628Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 106510628Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 106610628Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 106710628Sandreas.hansson@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 106810628Sandreas.hansson@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 106910628Sandreas.hansson@arm.comsystem.cpu.l2cache.fast_writes 0 # number of fast writes performed 107010628Sandreas.hansson@arm.comsystem.cpu.l2cache.cache_copies 0 # number of cache copies performed 107110726Sandreas.hansson@arm.comsystem.cpu.l2cache.writebacks::writebacks 292348 # number of writebacks 107210726Sandreas.hansson@arm.comsystem.cpu.l2cache.writebacks::total 292348 # number of writebacks 107310726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 4 # number of ReadReq MSHR hits 107410726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_hits::cpu.data 4205 # number of ReadReq MSHR hits 107510726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_hits::total 4209 # number of ReadReq MSHR hits 107610726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_hits::cpu.data 1534 # number of ReadExReq MSHR hits 107710726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_hits::total 1534 # number of ReadExReq MSHR hits 107810726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_hits::cpu.inst 4 # number of demand (read+write) MSHR hits 107910726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_hits::cpu.data 5739 # number of demand (read+write) MSHR hits 108010726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_hits::total 5743 # number of demand (read+write) MSHR hits 108110726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_hits::cpu.inst 4 # number of overall MSHR hits 108210726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_hits::cpu.data 5739 # number of overall MSHR hits 108310726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_hits::total 5743 # number of overall MSHR hits 108410726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 10780 # number of ReadReq MSHR misses 108510726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.data 139789 # number of ReadReq MSHR misses 108610726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::total 150569 # number of ReadReq MSHR misses 108710726Sandreas.hansson@arm.comsystem.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher 275622 # number of HardPFReq MSHR misses 108810726Sandreas.hansson@arm.comsystem.cpu.l2cache.HardPFReq_mshr_misses::total 275622 # number of HardPFReq MSHR misses 108910628Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 2 # number of UpgradeReq MSHR misses 109010628Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_misses::total 2 # number of UpgradeReq MSHR misses 109110726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 3666 # number of ReadExReq MSHR misses 109210726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::total 3666 # number of ReadExReq MSHR misses 109310726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.inst 10780 # number of demand (read+write) MSHR misses 109410726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.data 143455 # number of demand (read+write) MSHR misses 109510726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::total 154235 # number of demand (read+write) MSHR misses 109610726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.inst 10780 # number of overall MSHR misses 109710726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.data 143455 # number of overall MSHR misses 109810726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher 275622 # number of overall MSHR misses 109910726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::total 429857 # number of overall MSHR misses 110010726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 710057825 # number of ReadReq MSHR miss cycles 110110726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 9596193047 # number of ReadReq MSHR miss cycles 110210726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::total 10306250872 # number of ReadReq MSHR miss cycles 110310726Sandreas.hansson@arm.comsystem.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher 18910984010 # number of HardPFReq MSHR miss cycles 110410726Sandreas.hansson@arm.comsystem.cpu.l2cache.HardPFReq_mshr_miss_latency::total 18910984010 # number of HardPFReq MSHR miss cycles 110510726Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 27502 # number of UpgradeReq MSHR miss cycles 110610726Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 27502 # number of UpgradeReq MSHR miss cycles 110710726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 283384780 # number of ReadExReq MSHR miss cycles 110810726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 283384780 # number of ReadExReq MSHR miss cycles 110910726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 710057825 # number of demand (read+write) MSHR miss cycles 111010726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 9879577827 # number of demand (read+write) MSHR miss cycles 111110726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::total 10589635652 # number of demand (read+write) MSHR miss cycles 111210726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 710057825 # number of overall MSHR miss cycles 111310726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9879577827 # number of overall MSHR miss cycles 111410726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher 18910984010 # number of overall MSHR miss cycles 111510726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::total 29500619662 # number of overall MSHR miss cycles 111610726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.145725 # mshr miss rate for ReadReq accesses 111710726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.060777 # mshr miss rate for ReadReq accesses 111810726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.063424 # mshr miss rate for ReadReq accesses 111910628Sandreas.hansson@arm.comsystem.cpu.l2cache.HardPFReq_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 112010628Sandreas.hansson@arm.comsystem.cpu.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses 112110726Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.071429 # mshr miss rate for UpgradeReq accesses 112210726Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.071429 # mshr miss rate for UpgradeReq accesses 112310726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.007024 # mshr miss rate for ReadExReq accesses 112410726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.007024 # mshr miss rate for ReadExReq accesses 112510726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.145725 # mshr miss rate for demand accesses 112610726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.050835 # mshr miss rate for demand accesses 112710726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::total 0.053259 # mshr miss rate for demand accesses 112810726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.145725 # mshr miss rate for overall accesses 112910726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.050835 # mshr miss rate for overall accesses 113010628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for overall accesses 113110726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::total 0.148435 # mshr miss rate for overall accesses 113210726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 65868.072820 # average ReadReq mshr miss latency 113310726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 68647.697938 # average ReadReq mshr miss latency 113410726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 68448.690448 # average ReadReq mshr miss latency 113510726Sandreas.hansson@arm.comsystem.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 68612.026652 # average HardPFReq mshr miss latency 113610726Sandreas.hansson@arm.comsystem.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 68612.026652 # average HardPFReq mshr miss latency 113710726Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 13751 # average UpgradeReq mshr miss latency 113810726Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 13751 # average UpgradeReq mshr miss latency 113910726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 77300.812875 # average ReadExReq mshr miss latency 114010726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 77300.812875 # average ReadExReq mshr miss latency 114110726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65868.072820 # average overall mshr miss latency 114210726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 68868.828741 # average overall mshr miss latency 114310726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::total 68659.095873 # average overall mshr miss latency 114410726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65868.072820 # average overall mshr miss latency 114510726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 68868.828741 # average overall mshr miss latency 114610726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 68612.026652 # average overall mshr miss latency 114710726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::total 68628.915342 # average overall mshr miss latency 114810628Sandreas.hansson@arm.comsystem.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 114910726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadReq 2374050 # Transaction distribution 115010726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadResp 2374049 # Transaction distribution 115110726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::Writeback 2356074 # Transaction distribution 115210726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::HardPFReq 317604 # Transaction distribution 115310726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::UpgradeReq 28 # Transaction distribution 115410726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::UpgradeResp 28 # Transaction distribution 115510726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExReq 521913 # Transaction distribution 115610726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExResp 521913 # Transaction distribution 115710726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 147982 # Packet count per connected master and slave (bytes) 115810726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 8000040 # Packet count per connected master and slave (bytes) 115910726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count::total 8148022 # Packet count per connected master and slave (bytes) 116010726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 4734336 # Cumulative packet size per connected master and slave (bytes) 116110726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 331393856 # Cumulative packet size per connected master and slave (bytes) 116210726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_size::total 336128192 # Cumulative packet size per connected master and slave (bytes) 116310726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoops 317637 # Total snoops (count) 116410726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::samples 5569669 # Request fanout histogram 116510726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::mean 3.057024 # Request fanout histogram 116610726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::stdev 0.231888 # Request fanout histogram 116710409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 116810409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 116910409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram 117010409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram 117110726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::3 5252065 94.30% 94.30% # Request fanout histogram 117210726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::4 317604 5.70% 100.00% # Request fanout histogram 117310409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 117410726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::min_value 3 # Request fanout histogram 117510726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::max_value 4 # Request fanout histogram 117610726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::total 5569669 # Request fanout histogram 117710726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.reqLayer0.occupancy 4982106500 # Layer occupancy (ticks) 117810409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.reqLayer0.utilization 2.1 # Layer utilization (%) 117910726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer0.occupancy 112829788 # Layer occupancy (ticks) 11809729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 118110726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer1.occupancy 4256050685 # Layer occupancy (ticks) 118210409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer1.utilization 1.8 # Layer utilization (%) 118310726Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadReq 408353 # Transaction distribution 118410726Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadResp 408353 # Transaction distribution 118510726Sandreas.hansson@arm.comsystem.membus.trans_dist::Writeback 292348 # Transaction distribution 118610628Sandreas.hansson@arm.comsystem.membus.trans_dist::UpgradeReq 3 # Transaction distribution 118710628Sandreas.hansson@arm.comsystem.membus.trans_dist::UpgradeResp 3 # Transaction distribution 118810726Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExReq 3665 # Transaction distribution 118910726Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExResp 3665 # Transaction distribution 119010726Sandreas.hansson@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1116390 # Packet count per connected master and slave (bytes) 119110726Sandreas.hansson@arm.comsystem.membus.pkt_count::total 1116390 # Packet count per connected master and slave (bytes) 119210726Sandreas.hansson@arm.comsystem.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 45079424 # Cumulative packet size per connected master and slave (bytes) 119310726Sandreas.hansson@arm.comsystem.membus.pkt_size::total 45079424 # Cumulative packet size per connected master and slave (bytes) 119410628Sandreas.hansson@arm.comsystem.membus.snoops 0 # Total snoops (count) 119510726Sandreas.hansson@arm.comsystem.membus.snoop_fanout::samples 704369 # Request fanout histogram 119610628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::mean 0 # Request fanout histogram 119710628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::stdev 0 # Request fanout histogram 119810628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 119910726Sandreas.hansson@arm.comsystem.membus.snoop_fanout::0 704369 100.00% 100.00% # Request fanout histogram 120010628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 120110628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 120210628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::min_value 0 # Request fanout histogram 120310628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::max_value 0 # Request fanout histogram 120410726Sandreas.hansson@arm.comsystem.membus.snoop_fanout::total 704369 # Request fanout histogram 120510726Sandreas.hansson@arm.comsystem.membus.reqLayer0.occupancy 2100254662 # Layer occupancy (ticks) 120610726Sandreas.hansson@arm.comsystem.membus.reqLayer0.utilization 0.9 # Layer utilization (%) 120710726Sandreas.hansson@arm.comsystem.membus.respLayer1.occupancy 2178151058 # Layer occupancy (ticks) 120810726Sandreas.hansson@arm.comsystem.membus.respLayer1.utilization 0.9 # Layer utilization (%) 12097860SN/A 12107860SN/A---------- End Simulation Statistics ---------- 1211