stats.txt revision 10628
17860SN/A 27860SN/A---------- Begin Simulation Statistics ---------- 310628Sandreas.hansson@arm.comsim_seconds 0.232212 # Number of seconds simulated 410628Sandreas.hansson@arm.comsim_ticks 232211555000 # Number of ticks simulated 510628Sandreas.hansson@arm.comfinal_tick 232211555000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 67860SN/Asim_freq 1000000000000 # Frequency of simulated ticks 710628Sandreas.hansson@arm.comhost_inst_rate 135087 # Simulator instruction rate (inst/s) 810628Sandreas.hansson@arm.comhost_op_rate 146347 # Simulator op (including micro ops) rate (op/s) 910628Sandreas.hansson@arm.comhost_tick_rate 62087234 # Simulator tick rate (ticks/s) 1010628Sandreas.hansson@arm.comhost_mem_usage 317808 # Number of bytes of host memory used 1110628Sandreas.hansson@arm.comhost_seconds 3740.09 # Real time elapsed on the host 129459Ssaidi@eecs.umich.edusim_insts 505237723 # Number of instructions simulated 1310352Sandreas.hansson@arm.comsim_ops 547350944 # Number of ops (including micro ops) simulated 1410036SAli.Saidi@ARM.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1510036SAli.Saidi@ARM.comsystem.clk_domain.clock 1000 # Clock period in ticks 1610628Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu.inst 681088 # Number of bytes read from this memory 1710628Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu.data 9254400 # Number of bytes read from this memory 1810628Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu.l2cache.prefetcher 16474624 # Number of bytes read from this memory 1910628Sandreas.hansson@arm.comsystem.physmem.bytes_read::total 26410112 # Number of bytes read from this memory 2010628Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::cpu.inst 681088 # Number of instructions bytes read from this memory 2110628Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::total 681088 # Number of instructions bytes read from this memory 2210628Sandreas.hansson@arm.comsystem.physmem.bytes_written::writebacks 18728832 # Number of bytes written to this memory 2310628Sandreas.hansson@arm.comsystem.physmem.bytes_written::total 18728832 # Number of bytes written to this memory 2410628Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu.inst 10642 # Number of read requests responded to by this memory 2510628Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu.data 144600 # Number of read requests responded to by this memory 2610628Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu.l2cache.prefetcher 257416 # Number of read requests responded to by this memory 2710628Sandreas.hansson@arm.comsystem.physmem.num_reads::total 412658 # Number of read requests responded to by this memory 2810628Sandreas.hansson@arm.comsystem.physmem.num_writes::writebacks 292638 # Number of write requests responded to by this memory 2910628Sandreas.hansson@arm.comsystem.physmem.num_writes::total 292638 # Number of write requests responded to by this memory 3010628Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.inst 2933050 # Total read bandwidth from this memory (bytes/s) 3110628Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.data 39853314 # Total read bandwidth from this memory (bytes/s) 3210628Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.l2cache.prefetcher 70946616 # Total read bandwidth from this memory (bytes/s) 3310628Sandreas.hansson@arm.comsystem.physmem.bw_read::total 113732979 # Total read bandwidth from this memory (bytes/s) 3410628Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::cpu.inst 2933050 # Instruction read bandwidth from this memory (bytes/s) 3510628Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::total 2933050 # Instruction read bandwidth from this memory (bytes/s) 3610628Sandreas.hansson@arm.comsystem.physmem.bw_write::writebacks 80654178 # Write bandwidth from this memory (bytes/s) 3710628Sandreas.hansson@arm.comsystem.physmem.bw_write::total 80654178 # Write bandwidth from this memory (bytes/s) 3810628Sandreas.hansson@arm.comsystem.physmem.bw_total::writebacks 80654178 # Total bandwidth to/from this memory (bytes/s) 3910628Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.inst 2933050 # Total bandwidth to/from this memory (bytes/s) 4010628Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.data 39853314 # Total bandwidth to/from this memory (bytes/s) 4110628Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.l2cache.prefetcher 70946616 # Total bandwidth to/from this memory (bytes/s) 4210628Sandreas.hansson@arm.comsystem.physmem.bw_total::total 194387157 # Total bandwidth to/from this memory (bytes/s) 4310628Sandreas.hansson@arm.comsystem.physmem.readReqs 412658 # Number of read requests accepted 4410628Sandreas.hansson@arm.comsystem.physmem.writeReqs 292638 # Number of write requests accepted 4510628Sandreas.hansson@arm.comsystem.physmem.readBursts 412658 # Number of DRAM read bursts, including those serviced by the write queue 4610628Sandreas.hansson@arm.comsystem.physmem.writeBursts 292638 # Number of DRAM write bursts, including those merged in the write queue 4710628Sandreas.hansson@arm.comsystem.physmem.bytesReadDRAM 26271168 # Total number of bytes read from DRAM 4810628Sandreas.hansson@arm.comsystem.physmem.bytesReadWrQ 138944 # Total number of bytes read from write queue 4910628Sandreas.hansson@arm.comsystem.physmem.bytesWritten 18727424 # Total number of bytes written to DRAM 5010628Sandreas.hansson@arm.comsystem.physmem.bytesReadSys 26410112 # Total read bytes from the system interface side 5110628Sandreas.hansson@arm.comsystem.physmem.bytesWrittenSys 18728832 # Total written bytes from the system interface side 5210628Sandreas.hansson@arm.comsystem.physmem.servicedByWrQ 2171 # Number of DRAM read bursts serviced by the write queue 5310409Sandreas.hansson@arm.comsystem.physmem.mergedWrBursts 4 # Number of DRAM write bursts merged with an existing one 5410628Sandreas.hansson@arm.comsystem.physmem.neitherReadNorWriteReqs 3 # Number of requests that are neither read nor write 5510628Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::0 26576 # Per bank write bursts 5610628Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::1 25575 # Per bank write bursts 5710628Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::2 25174 # Per bank write bursts 5810628Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::3 24876 # Per bank write bursts 5910628Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::4 27202 # Per bank write bursts 6010628Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::5 26589 # Per bank write bursts 6110628Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::6 25428 # Per bank write bursts 6210628Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::7 24234 # Per bank write bursts 6310628Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::8 25846 # Per bank write bursts 6410628Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::9 24812 # Per bank write bursts 6510628Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::10 25055 # Per bank write bursts 6610628Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::11 26081 # Per bank write bursts 6710628Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::12 26502 # Per bank write bursts 6810628Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::13 25872 # Per bank write bursts 6910628Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::14 25198 # Per bank write bursts 7010628Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::15 25467 # Per bank write bursts 7110628Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::0 18795 # Per bank write bursts 7210628Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::1 18343 # Per bank write bursts 7310628Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::2 17877 # Per bank write bursts 7410628Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::3 18076 # Per bank write bursts 7510628Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::4 18802 # Per bank write bursts 7610628Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::5 18306 # Per bank write bursts 7710628Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::6 18071 # Per bank write bursts 7810628Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::7 17638 # Per bank write bursts 7910628Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::8 18138 # Per bank write bursts 8010628Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::9 17849 # Per bank write bursts 8110628Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::10 18079 # Per bank write bursts 8210628Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::11 18708 # Per bank write bursts 8310628Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::12 18879 # Per bank write bursts 8410628Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::13 18261 # Per bank write bursts 8510628Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::14 18465 # Per bank write bursts 8610628Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::15 18329 # Per bank write bursts 879978Sandreas.hansson@arm.comsystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 889978Sandreas.hansson@arm.comsystem.physmem.numWrRetry 0 # Number of times write queue was full causing retry 8910628Sandreas.hansson@arm.comsystem.physmem.totGap 232211534500 # Total gap between requests 909978Sandreas.hansson@arm.comsystem.physmem.readPktSize::0 0 # Read request sizes (log2) 919978Sandreas.hansson@arm.comsystem.physmem.readPktSize::1 0 # Read request sizes (log2) 929978Sandreas.hansson@arm.comsystem.physmem.readPktSize::2 0 # Read request sizes (log2) 939978Sandreas.hansson@arm.comsystem.physmem.readPktSize::3 0 # Read request sizes (log2) 949978Sandreas.hansson@arm.comsystem.physmem.readPktSize::4 0 # Read request sizes (log2) 959978Sandreas.hansson@arm.comsystem.physmem.readPktSize::5 0 # Read request sizes (log2) 9610628Sandreas.hansson@arm.comsystem.physmem.readPktSize::6 412658 # Read request sizes (log2) 979978Sandreas.hansson@arm.comsystem.physmem.writePktSize::0 0 # Write request sizes (log2) 989978Sandreas.hansson@arm.comsystem.physmem.writePktSize::1 0 # Write request sizes (log2) 999978Sandreas.hansson@arm.comsystem.physmem.writePktSize::2 0 # Write request sizes (log2) 1009978Sandreas.hansson@arm.comsystem.physmem.writePktSize::3 0 # Write request sizes (log2) 1019978Sandreas.hansson@arm.comsystem.physmem.writePktSize::4 0 # Write request sizes (log2) 1029978Sandreas.hansson@arm.comsystem.physmem.writePktSize::5 0 # Write request sizes (log2) 10310628Sandreas.hansson@arm.comsystem.physmem.writePktSize::6 292638 # Write request sizes (log2) 10410628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::0 311514 # What read queue length does an incoming req see 10510628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::1 49355 # What read queue length does an incoming req see 10610628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::2 13370 # What read queue length does an incoming req see 10710628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::3 9258 # What read queue length does an incoming req see 10810628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::4 7406 # What read queue length does an incoming req see 10910628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::5 6188 # What read queue length does an incoming req see 11010628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::6 5306 # What read queue length does an incoming req see 11110628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::7 4451 # What read queue length does an incoming req see 11210628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::8 3459 # What read queue length does an incoming req see 11310628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::9 94 # What read queue length does an incoming req see 11410628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::10 41 # What read queue length does an incoming req see 11510628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::11 26 # What read queue length does an incoming req see 11610628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::12 12 # What read queue length does an incoming req see 11710628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::13 6 # What read queue length does an incoming req see 11810628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::14 1 # What read queue length does an incoming req see 11910628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 1209312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 1219312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 1229312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 1239312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 1249312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 1259312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 1269312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 1279312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 1289312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 1299312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 1309312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 1319312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 1329312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 1339312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 1349312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 1359312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 13610148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see 13710148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see 13810148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see 13910148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see 14010148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see 14110148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see 14210148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see 14310148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 14410148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 14510148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 14610148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 14710148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 14810148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 14910148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 15010148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see 15110628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::15 6204 # What write queue length does an incoming req see 15210628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::16 6468 # What write queue length does an incoming req see 15310628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::17 13583 # What write queue length does an incoming req see 15410628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::18 15531 # What write queue length does an incoming req see 15510628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::19 16421 # What write queue length does an incoming req see 15610628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::20 16883 # What write queue length does an incoming req see 15710628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::21 17156 # What write queue length does an incoming req see 15810628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::22 17339 # What write queue length does an incoming req see 15910628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::23 17608 # What write queue length does an incoming req see 16010628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::24 17806 # What write queue length does an incoming req see 16110628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::25 18103 # What write queue length does an incoming req see 16210628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::26 18634 # What write queue length does an incoming req see 16310628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::27 19068 # What write queue length does an incoming req see 16410628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::28 19781 # What write queue length does an incoming req see 16510628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::29 18496 # What write queue length does an incoming req see 16610628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::30 18131 # What write queue length does an incoming req see 16710628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::31 17723 # What write queue length does an incoming req see 16810628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::32 17546 # What write queue length does an incoming req see 16910628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::33 85 # What write queue length does an incoming req see 17010628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::34 28 # What write queue length does an incoming req see 17110628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::35 16 # What write queue length does an incoming req see 17210628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::36 7 # What write queue length does an incoming req see 17310628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::37 1 # What write queue length does an incoming req see 17410628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::38 1 # What write queue length does an incoming req see 17510628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see 17610628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see 17710628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see 17810628Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see 17910220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see 18010220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see 18110220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see 18210220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see 18310220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see 18410220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see 18510220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see 18610220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see 18710220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see 18810220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see 18910220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see 19010220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see 19110220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see 19210220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see 19310148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see 19410148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see 19510148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see 19610148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see 19710148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see 19810148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see 19910148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see 20010628Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::samples 307877 # Bytes accessed per row activation 20110628Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::mean 146.155822 # Bytes accessed per row activation 20210628Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::gmean 102.817953 # Bytes accessed per row activation 20310628Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::stdev 181.897933 # Bytes accessed per row activation 20410628Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::0-127 185209 60.16% 60.16% # Bytes accessed per row activation 20510628Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::128-255 81919 26.61% 86.76% # Bytes accessed per row activation 20610628Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::256-383 16650 5.41% 92.17% # Bytes accessed per row activation 20710628Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::384-511 7285 2.37% 94.54% # Bytes accessed per row activation 20810628Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::512-639 4666 1.52% 96.05% # Bytes accessed per row activation 20910628Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::640-767 2373 0.77% 96.83% # Bytes accessed per row activation 21010628Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::768-895 1833 0.60% 97.42% # Bytes accessed per row activation 21110628Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::896-1023 1570 0.51% 97.93% # Bytes accessed per row activation 21210628Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1024-1151 6372 2.07% 100.00% # Bytes accessed per row activation 21310628Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::total 307877 # Bytes accessed per row activation 21410628Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::samples 17388 # Reads before turning the bus around for writes 21510628Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::mean 23.607430 # Reads before turning the bus around for writes 21610628Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::stdev 116.348412 # Reads before turning the bus around for writes 21710628Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::0-511 17387 99.99% 99.99% # Reads before turning the bus around for writes 21810628Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::14848-15359 1 0.01% 100.00% # Reads before turning the bus around for writes 21910628Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::total 17388 # Reads before turning the bus around for writes 22010628Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::samples 17388 # Writes before turning the bus around for reads 22110628Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::mean 16.828617 # Writes before turning the bus around for reads 22210628Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::gmean 16.789393 # Writes before turning the bus around for reads 22310628Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::stdev 1.188635 # Writes before turning the bus around for reads 22410628Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::16 10816 62.20% 62.20% # Writes before turning the bus around for reads 22510628Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::17 278 1.60% 63.80% # Writes before turning the bus around for reads 22610628Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::18 5484 31.54% 95.34% # Writes before turning the bus around for reads 22710628Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::19 506 2.91% 98.25% # Writes before turning the bus around for reads 22810628Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::20 126 0.72% 98.98% # Writes before turning the bus around for reads 22910628Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::21 66 0.38% 99.36% # Writes before turning the bus around for reads 23010628Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::22 41 0.24% 99.59% # Writes before turning the bus around for reads 23110628Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::23 33 0.19% 99.78% # Writes before turning the bus around for reads 23210628Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::24 20 0.12% 99.90% # Writes before turning the bus around for reads 23310628Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::25 12 0.07% 99.97% # Writes before turning the bus around for reads 23410628Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::26 5 0.03% 99.99% # Writes before turning the bus around for reads 23510628Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::31 1 0.01% 100.00% # Writes before turning the bus around for reads 23610628Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::total 17388 # Writes before turning the bus around for reads 23710628Sandreas.hansson@arm.comsystem.physmem.totQLat 9526506707 # Total ticks spent queuing 23810628Sandreas.hansson@arm.comsystem.physmem.totMemAccLat 17223137957 # Total ticks spent from burst creation until serviced by the DRAM 23910628Sandreas.hansson@arm.comsystem.physmem.totBusLat 2052435000 # Total ticks spent in databus transfers 24010628Sandreas.hansson@arm.comsystem.physmem.avgQLat 23207.82 # Average queueing delay per DRAM burst 2419978Sandreas.hansson@arm.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 24210628Sandreas.hansson@arm.comsystem.physmem.avgMemAccLat 41957.82 # Average memory access latency per DRAM burst 24310628Sandreas.hansson@arm.comsystem.physmem.avgRdBW 113.13 # Average DRAM read bandwidth in MiByte/s 24410628Sandreas.hansson@arm.comsystem.physmem.avgWrBW 80.65 # Average achieved write bandwidth in MiByte/s 24510628Sandreas.hansson@arm.comsystem.physmem.avgRdBWSys 113.73 # Average system read bandwidth in MiByte/s 24610628Sandreas.hansson@arm.comsystem.physmem.avgWrBWSys 80.65 # Average system write bandwidth in MiByte/s 2479978Sandreas.hansson@arm.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 24810628Sandreas.hansson@arm.comsystem.physmem.busUtil 1.51 # Data bus utilization in percentage 24910628Sandreas.hansson@arm.comsystem.physmem.busUtilRead 0.88 # Data bus utilization in percentage for reads 25010628Sandreas.hansson@arm.comsystem.physmem.busUtilWrite 0.63 # Data bus utilization in percentage for writes 25110628Sandreas.hansson@arm.comsystem.physmem.avgRdQLen 1.16 # Average read queue length when enqueuing 25210628Sandreas.hansson@arm.comsystem.physmem.avgWrQLen 21.62 # Average write queue length when enqueuing 25310628Sandreas.hansson@arm.comsystem.physmem.readRowHits 299737 # Number of row buffer hits during reads 25410628Sandreas.hansson@arm.comsystem.physmem.writeRowHits 95481 # Number of row buffer hits during writes 25510628Sandreas.hansson@arm.comsystem.physmem.readRowHitRate 73.02 # Row buffer hit rate for reads 25610628Sandreas.hansson@arm.comsystem.physmem.writeRowHitRate 32.63 # Row buffer hit rate for writes 25710628Sandreas.hansson@arm.comsystem.physmem.avgGap 329239.83 # Average gap between requests 25810628Sandreas.hansson@arm.comsystem.physmem.pageHitRate 56.21 # Row buffer hit rate, read and write combined 25910628Sandreas.hansson@arm.comsystem.physmem_0.actEnergy 1161435240 # Energy for activate commands per rank (pJ) 26010628Sandreas.hansson@arm.comsystem.physmem_0.preEnergy 633719625 # Energy for precharge commands per rank (pJ) 26110628Sandreas.hansson@arm.comsystem.physmem_0.readEnergy 1603960800 # Energy for read commands per rank (pJ) 26210628Sandreas.hansson@arm.comsystem.physmem_0.writeEnergy 945386640 # Energy for write commands per rank (pJ) 26310628Sandreas.hansson@arm.comsystem.physmem_0.refreshEnergy 15166784880 # Energy for refresh commands per rank (pJ) 26410628Sandreas.hansson@arm.comsystem.physmem_0.actBackEnergy 74505009510 # Energy for active background per rank (pJ) 26510628Sandreas.hansson@arm.comsystem.physmem_0.preBackEnergy 73970535750 # Energy for precharge background per rank (pJ) 26610628Sandreas.hansson@arm.comsystem.physmem_0.totalEnergy 167986832445 # Total energy per rank (pJ) 26710628Sandreas.hansson@arm.comsystem.physmem_0.averagePower 723.427350 # Core power per rank (mW) 26810628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::IDLE 122529683190 # Time in different power states 26910628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::REF 7753980000 # Time in different power states 27010628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states 27110628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::ACT 101926029060 # Time in different power states 27210628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states 27310628Sandreas.hansson@arm.comsystem.physmem_1.actEnergy 1165888080 # Energy for activate commands per rank (pJ) 27410628Sandreas.hansson@arm.comsystem.physmem_1.preEnergy 636149250 # Energy for precharge commands per rank (pJ) 27510628Sandreas.hansson@arm.comsystem.physmem_1.readEnergy 1597541400 # Energy for read commands per rank (pJ) 27610628Sandreas.hansson@arm.comsystem.physmem_1.writeEnergy 950557680 # Energy for write commands per rank (pJ) 27710628Sandreas.hansson@arm.comsystem.physmem_1.refreshEnergy 15166784880 # Energy for refresh commands per rank (pJ) 27810628Sandreas.hansson@arm.comsystem.physmem_1.actBackEnergy 73837287855 # Energy for active background per rank (pJ) 27910628Sandreas.hansson@arm.comsystem.physmem_1.preBackEnergy 74556205500 # Energy for precharge background per rank (pJ) 28010628Sandreas.hansson@arm.comsystem.physmem_1.totalEnergy 167910414645 # Total energy per rank (pJ) 28110628Sandreas.hansson@arm.comsystem.physmem_1.averagePower 723.098525 # Core power per rank (mW) 28210628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::IDLE 123510236330 # Time in different power states 28310628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::REF 7753980000 # Time in different power states 28410628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states 28510628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::ACT 100945998170 # Time in different power states 28610628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states 28710628Sandreas.hansson@arm.comsystem.cpu.branchPred.lookups 175052211 # Number of BP lookups 28810628Sandreas.hansson@arm.comsystem.cpu.branchPred.condPredicted 131310953 # Number of conditional branches predicted 28910628Sandreas.hansson@arm.comsystem.cpu.branchPred.condIncorrect 7443013 # Number of conditional branches incorrect 29010628Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBLookups 90523756 # Number of BTB lookups 29110628Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBHits 83852008 # Number of BTB hits 29210628Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 29310628Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBHitPct 92.629837 # BTB Hit Percentage 29410628Sandreas.hansson@arm.comsystem.cpu.branchPred.usedRAS 12106573 # Number of times the RAS was used to get a target. 29510628Sandreas.hansson@arm.comsystem.cpu.branchPred.RASInCorrect 104182 # Number of incorrect RAS predictions. 29610036SAli.Saidi@ARM.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 29710628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 29810628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 29910628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 30010628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 30110628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 30210628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 30310628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 30410628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 30510038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 30610038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 30710038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 30810038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 30910038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 31010038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 31110038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 31210038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 31310038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 31410038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 31510038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 31610038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 31710038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 31810038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 31910038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 32010038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 32110038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 32210038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 32310038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 32410038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 32510038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 32610628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walks 0 # Table walker walks requested 32710628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 32810628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 32910628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 33010628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 33110628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 33210628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 33310628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 3348317SN/Asystem.cpu.dtb.inst_hits 0 # ITB inst hits 3358317SN/Asystem.cpu.dtb.inst_misses 0 # ITB inst misses 3368317SN/Asystem.cpu.dtb.read_hits 0 # DTB read hits 3378317SN/Asystem.cpu.dtb.read_misses 0 # DTB read misses 3388317SN/Asystem.cpu.dtb.write_hits 0 # DTB write hits 3398317SN/Asystem.cpu.dtb.write_misses 0 # DTB write misses 3408317SN/Asystem.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed 3418317SN/Asystem.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 3428317SN/Asystem.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 3438317SN/Asystem.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 3448317SN/Asystem.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB 3458317SN/Asystem.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 3468317SN/Asystem.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch 3478317SN/Asystem.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 3488317SN/Asystem.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions 3498317SN/Asystem.cpu.dtb.read_accesses 0 # DTB read accesses 3508317SN/Asystem.cpu.dtb.write_accesses 0 # DTB write accesses 3518317SN/Asystem.cpu.dtb.inst_accesses 0 # ITB inst accesses 3528317SN/Asystem.cpu.dtb.hits 0 # DTB hits 3538317SN/Asystem.cpu.dtb.misses 0 # DTB misses 3548317SN/Asystem.cpu.dtb.accesses 0 # DTB accesses 35510628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 35610628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 35710628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 35810628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 35910628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 36010628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 36110628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 36210628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 36310038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 36410038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 36510038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 36610038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 36710038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 36810038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 36910038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 37010038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 37110038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 37210038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 37310038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 37410038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 37510038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 37610038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 37710038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 37810038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 37910038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 38010038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 38110038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits 38210038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses 38310038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 38410628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walks 0 # Table walker walks requested 38510628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 38610628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 38710628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 38810628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 38910628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 39010628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 39110628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 3928317SN/Asystem.cpu.itb.inst_hits 0 # ITB inst hits 3938317SN/Asystem.cpu.itb.inst_misses 0 # ITB inst misses 3948317SN/Asystem.cpu.itb.read_hits 0 # DTB read hits 3958317SN/Asystem.cpu.itb.read_misses 0 # DTB read misses 3968317SN/Asystem.cpu.itb.write_hits 0 # DTB write hits 3978317SN/Asystem.cpu.itb.write_misses 0 # DTB write misses 3988317SN/Asystem.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed 3998317SN/Asystem.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 4008317SN/Asystem.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 4018317SN/Asystem.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 4028317SN/Asystem.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB 4038317SN/Asystem.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 4048317SN/Asystem.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 4058317SN/Asystem.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 4068317SN/Asystem.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 4078317SN/Asystem.cpu.itb.read_accesses 0 # DTB read accesses 4088317SN/Asystem.cpu.itb.write_accesses 0 # DTB write accesses 4098317SN/Asystem.cpu.itb.inst_accesses 0 # ITB inst accesses 4108317SN/Asystem.cpu.itb.hits 0 # DTB hits 4118317SN/Asystem.cpu.itb.misses 0 # DTB misses 4128317SN/Asystem.cpu.itb.accesses 0 # DTB accesses 4138317SN/Asystem.cpu.workload.num_syscalls 548 # Number of system calls 41410628Sandreas.hansson@arm.comsystem.cpu.numCycles 464423111 # number of cpu cycles simulated 4158317SN/Asystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 4168317SN/Asystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 41710628Sandreas.hansson@arm.comsystem.cpu.fetch.icacheStallCycles 7829450 # Number of cycles fetch is stalled on an Icache miss 41810628Sandreas.hansson@arm.comsystem.cpu.fetch.Insts 731665108 # Number of instructions fetch has processed 41910628Sandreas.hansson@arm.comsystem.cpu.fetch.Branches 175052211 # Number of branches that fetch encountered 42010628Sandreas.hansson@arm.comsystem.cpu.fetch.predictedBranches 95958581 # Number of branches that fetch has predicted taken 42110628Sandreas.hansson@arm.comsystem.cpu.fetch.Cycles 448342475 # Number of cycles fetch has run and was not squashing or blocked 42210628Sandreas.hansson@arm.comsystem.cpu.fetch.SquashCycles 14938309 # Number of cycles fetch has spent squashing 42310628Sandreas.hansson@arm.comsystem.cpu.fetch.MiscStallCycles 5167 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 42410628Sandreas.hansson@arm.comsystem.cpu.fetch.PendingTrapStallCycles 75 # Number of stall cycles due to pending traps 42510628Sandreas.hansson@arm.comsystem.cpu.fetch.IcacheWaitRetryStallCycles 11385 # Number of stall cycles due to full MSHR 42610628Sandreas.hansson@arm.comsystem.cpu.fetch.CacheLines 236661621 # Number of cache lines fetched 42710628Sandreas.hansson@arm.comsystem.cpu.fetch.IcacheSquashes 34410 # Number of outstanding Icache misses that were squashed 42810628Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::samples 463657706 # Number of instructions fetched each cycle (Total) 42910628Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::mean 1.708988 # Number of instructions fetched each cycle (Total) 43010628Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::stdev 1.176697 # Number of instructions fetched each cycle (Total) 4318317SN/Asystem.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 43210628Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::0 91809808 19.80% 19.80% # Number of instructions fetched each cycle (Total) 43310628Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::1 132662466 28.61% 48.41% # Number of instructions fetched each cycle (Total) 43410628Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::2 57833448 12.47% 60.89% # Number of instructions fetched each cycle (Total) 43510628Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::3 181351984 39.11% 100.00% # Number of instructions fetched each cycle (Total) 4368317SN/Asystem.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 4378317SN/Asystem.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 43810409Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total) 43910628Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::total 463657706 # Number of instructions fetched each cycle (Total) 44010628Sandreas.hansson@arm.comsystem.cpu.fetch.branchRate 0.376924 # Number of branch fetches per cycle 44110628Sandreas.hansson@arm.comsystem.cpu.fetch.rate 1.575428 # Number of inst fetches per cycle 44210628Sandreas.hansson@arm.comsystem.cpu.decode.IdleCycles 32373161 # Number of cycles decode is idle 44310628Sandreas.hansson@arm.comsystem.cpu.decode.BlockedCycles 115247897 # Number of cycles decode is blocked 44410628Sandreas.hansson@arm.comsystem.cpu.decode.RunCycles 287024980 # Number of cycles decode is running 44510628Sandreas.hansson@arm.comsystem.cpu.decode.UnblockCycles 22030943 # Number of cycles decode is unblocking 44610628Sandreas.hansson@arm.comsystem.cpu.decode.SquashCycles 6980725 # Number of cycles decode is squashing 44710628Sandreas.hansson@arm.comsystem.cpu.decode.BranchResolved 24047273 # Number of times decode resolved a branch 44810628Sandreas.hansson@arm.comsystem.cpu.decode.BranchMispred 496181 # Number of times decode detected a branch misprediction 44910628Sandreas.hansson@arm.comsystem.cpu.decode.DecodedInsts 715717692 # Number of instructions handled by decode 45010628Sandreas.hansson@arm.comsystem.cpu.decode.SquashedInsts 29980742 # Number of squashed instructions handled by decode 45110628Sandreas.hansson@arm.comsystem.cpu.rename.SquashCycles 6980725 # Number of cycles rename is squashing 45210628Sandreas.hansson@arm.comsystem.cpu.rename.IdleCycles 63423134 # Number of cycles rename is idle 45310628Sandreas.hansson@arm.comsystem.cpu.rename.BlockCycles 52089726 # Number of cycles rename is blocking 45410628Sandreas.hansson@arm.comsystem.cpu.rename.serializeStallCycles 40328416 # count of cycles rename stalled for serializing inst 45510628Sandreas.hansson@arm.comsystem.cpu.rename.RunCycles 276637091 # Number of cycles rename is running 45610628Sandreas.hansson@arm.comsystem.cpu.rename.UnblockCycles 24198614 # Number of cycles rename is unblocking 45710628Sandreas.hansson@arm.comsystem.cpu.rename.RenamedInsts 686503661 # Number of instructions processed by rename 45810628Sandreas.hansson@arm.comsystem.cpu.rename.SquashedInsts 13339375 # Number of squashed instructions processed by rename 45910628Sandreas.hansson@arm.comsystem.cpu.rename.ROBFullEvents 9395545 # Number of times rename has blocked due to ROB full 46010628Sandreas.hansson@arm.comsystem.cpu.rename.IQFullEvents 2450716 # Number of times rename has blocked due to IQ full 46110628Sandreas.hansson@arm.comsystem.cpu.rename.LQFullEvents 1889859 # Number of times rename has blocked due to LQ full 46210628Sandreas.hansson@arm.comsystem.cpu.rename.SQFullEvents 1786281 # Number of times rename has blocked due to SQ full 46310628Sandreas.hansson@arm.comsystem.cpu.rename.RenamedOperands 830901474 # Number of destination operands rename has renamed 46410628Sandreas.hansson@arm.comsystem.cpu.rename.RenameLookups 3018793647 # Number of register rename lookups that rename has made 46510628Sandreas.hansson@arm.comsystem.cpu.rename.int_rename_lookups 723833359 # Number of integer rename lookups 46610409Sandreas.hansson@arm.comsystem.cpu.rename.fp_rename_lookups 416 # Number of floating rename lookups 46710352Sandreas.hansson@arm.comsystem.cpu.rename.CommittedMaps 654123751 # Number of HB maps that are committed 46810628Sandreas.hansson@arm.comsystem.cpu.rename.UndoneMaps 176777723 # Number of HB maps that are undone due to squashing 46910628Sandreas.hansson@arm.comsystem.cpu.rename.serializingInsts 1544705 # count of serializing insts renamed 47010628Sandreas.hansson@arm.comsystem.cpu.rename.tempSerializingInsts 1534955 # count of temporary serializing insts renamed 47110628Sandreas.hansson@arm.comsystem.cpu.rename.skidInsts 42254952 # count of insts added to the skid buffer 47210628Sandreas.hansson@arm.comsystem.cpu.memDep0.insertedLoads 143502988 # Number of loads inserted to the mem dependence unit. 47310628Sandreas.hansson@arm.comsystem.cpu.memDep0.insertedStores 67972899 # Number of stores inserted to the mem dependence unit. 47410628Sandreas.hansson@arm.comsystem.cpu.memDep0.conflictingLoads 12881093 # Number of conflicting loads. 47510628Sandreas.hansson@arm.comsystem.cpu.memDep0.conflictingStores 11309167 # Number of conflicting stores. 47610628Sandreas.hansson@arm.comsystem.cpu.iq.iqInstsAdded 668070815 # Number of instructions added to the IQ (excludes non-spec) 47710628Sandreas.hansson@arm.comsystem.cpu.iq.iqNonSpecInstsAdded 2978330 # Number of non-speculative instructions added to the IQ 47810628Sandreas.hansson@arm.comsystem.cpu.iq.iqInstsIssued 610220228 # Number of instructions issued 47910628Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedInstsIssued 5852709 # Number of squashed instructions issued 48010628Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedInstsExamined 122637533 # Number of squashed instructions iterated over during squash; mainly for profiling 48110628Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedOperandsExamined 318907162 # Number of squashed operands that are examined and possibly removed from graph 48210628Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedNonSpecRemoved 698 # Number of squashed non-spec instructions that were removed 48310628Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::samples 463657706 # Number of insts issued each cycle 48410628Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::mean 1.316101 # Number of insts issued each cycle 48510628Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::stdev 1.101419 # Number of insts issued each cycle 4868317SN/Asystem.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 48710628Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::0 147083310 31.72% 31.72% # Number of insts issued each cycle 48810628Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::1 100037180 21.58% 53.30% # Number of insts issued each cycle 48910628Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::2 146356248 31.57% 84.86% # Number of insts issued each cycle 49010628Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::3 63253795 13.64% 98.51% # Number of insts issued each cycle 49110628Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::4 6926698 1.49% 100.00% # Number of insts issued each cycle 49210628Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::5 475 0.00% 100.00% # Number of insts issued each cycle 49310409Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle 49410409Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle 49510409Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle 4968317SN/Asystem.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 4978317SN/Asystem.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 49810409Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle 49910628Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::total 463657706 # Number of insts issued each cycle 5008317SN/Asystem.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 50110628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntAlu 71297182 52.75% 52.75% # attempts to use FU when none available 50210628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntMult 31 0.00% 52.75% # attempts to use FU when none available 50310628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntDiv 0 0.00% 52.75% # attempts to use FU when none available 50410628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatAdd 0 0.00% 52.75% # attempts to use FU when none available 50510628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatCmp 0 0.00% 52.75% # attempts to use FU when none available 50610628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatCvt 0 0.00% 52.75% # attempts to use FU when none available 50710628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatMult 0 0.00% 52.75% # attempts to use FU when none available 50810628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatDiv 0 0.00% 52.75% # attempts to use FU when none available 50910628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatSqrt 0 0.00% 52.75% # attempts to use FU when none available 51010628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAdd 0 0.00% 52.75% # attempts to use FU when none available 51110628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAddAcc 0 0.00% 52.75% # attempts to use FU when none available 51210628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAlu 0 0.00% 52.75% # attempts to use FU when none available 51310628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdCmp 0 0.00% 52.75% # attempts to use FU when none available 51410628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdCvt 0 0.00% 52.75% # attempts to use FU when none available 51510628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMisc 0 0.00% 52.75% # attempts to use FU when none available 51610628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMult 0 0.00% 52.75% # attempts to use FU when none available 51710628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMultAcc 0 0.00% 52.75% # attempts to use FU when none available 51810628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdShift 0 0.00% 52.75% # attempts to use FU when none available 51910628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 52.75% # attempts to use FU when none available 52010628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdSqrt 0 0.00% 52.75% # attempts to use FU when none available 52110628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 52.75% # attempts to use FU when none available 52210628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 52.75% # attempts to use FU when none available 52310628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 52.75% # attempts to use FU when none available 52410628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 52.75% # attempts to use FU when none available 52510628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 52.75% # attempts to use FU when none available 52610628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 52.75% # attempts to use FU when none available 52710628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMult 0 0.00% 52.75% # attempts to use FU when none available 52810628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 52.75% # attempts to use FU when none available 52910628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 52.75% # attempts to use FU when none available 53010628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::MemRead 44549866 32.96% 85.71% # attempts to use FU when none available 53110628Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::MemWrite 19309097 14.29% 100.00% # attempts to use FU when none available 5328317SN/Asystem.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 5338317SN/Asystem.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 5348317SN/Asystem.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued 53510628Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntAlu 413143881 67.70% 67.70% # Type of FU issued 53610628Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntMult 351753 0.06% 67.76% # Type of FU issued 53710409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.76% # Type of FU issued 53810409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatAdd 0 0.00% 67.76% # Type of FU issued 53910409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.76% # Type of FU issued 54010409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.76% # Type of FU issued 54110409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.76% # Type of FU issued 54210409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.76% # Type of FU issued 54310409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.76% # Type of FU issued 54410409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.76% # Type of FU issued 54510409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.76% # Type of FU issued 54610409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.76% # Type of FU issued 54710409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.76% # Type of FU issued 54810409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.76% # Type of FU issued 54910409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.76% # Type of FU issued 55010409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.76% # Type of FU issued 55110409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.76% # Type of FU issued 55210409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.76% # Type of FU issued 55310409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.76% # Type of FU issued 55410409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.76% # Type of FU issued 55510409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.76% # Type of FU issued 55610409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.76% # Type of FU issued 55710409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.76% # Type of FU issued 55810409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.76% # Type of FU issued 55910409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.76% # Type of FU issued 56010409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMisc 3 0.00% 67.76% # Type of FU issued 56110409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.76% # Type of FU issued 56210409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.76% # Type of FU issued 56310409Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.76% # Type of FU issued 56410628Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::MemRead 134202503 21.99% 89.75% # Type of FU issued 56510628Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::MemWrite 62522088 10.25% 100.00% # Type of FU issued 5668317SN/Asystem.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 5678317SN/Asystem.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 56810628Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::total 610220228 # Type of FU issued 56910628Sandreas.hansson@arm.comsystem.cpu.iq.rate 1.313932 # Inst issue rate 57010628Sandreas.hansson@arm.comsystem.cpu.iq.fu_busy_cnt 135156176 # FU busy when requested 57110628Sandreas.hansson@arm.comsystem.cpu.iq.fu_busy_rate 0.221488 # FU busy rate (busy events/executed inst) 57210628Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_reads 1825106754 # Number of integer instruction queue reads 57310628Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_writes 793714763 # Number of integer instruction queue writes 57410628Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_wakeup_accesses 594959628 # Number of integer instruction queue wakeup accesses 57510409Sandreas.hansson@arm.comsystem.cpu.iq.fp_inst_queue_reads 293 # Number of floating instruction queue reads 57610409Sandreas.hansson@arm.comsystem.cpu.iq.fp_inst_queue_writes 316 # Number of floating instruction queue writes 5778317SN/Asystem.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses 57810628Sandreas.hansson@arm.comsystem.cpu.iq.int_alu_accesses 745376227 # Number of integer alu accesses 57910409Sandreas.hansson@arm.comsystem.cpu.iq.fp_alu_accesses 177 # Number of floating point alu accesses 58010628Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.forwLoads 7281483 # Number of loads that had data forwarded from stores 5818317SN/Asystem.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 58210628Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.squashedLoads 27618232 # Number of loads squashed 58310628Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.ignoredResponses 25000 # Number of memory responses ignored because the instruction is squashed 58410628Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.memOrderViolation 28827 # Number of memory ordering violations 58510628Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.squashedStores 11112422 # Number of stores squashed 5868317SN/Asystem.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 5878317SN/Asystem.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 58810628Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.rescheduledLoads 224691 # Number of loads that were rescheduled 58910628Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.cacheBlocked 19267 # Number of times an access to memory failed due to the cache being blocked 5908317SN/Asystem.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 59110628Sandreas.hansson@arm.comsystem.cpu.iew.iewSquashCycles 6980725 # Number of cycles IEW is squashing 59210628Sandreas.hansson@arm.comsystem.cpu.iew.iewBlockCycles 22383279 # Number of cycles IEW is blocking 59310628Sandreas.hansson@arm.comsystem.cpu.iew.iewUnblockCycles 635884 # Number of cycles IEW is unblocking 59410628Sandreas.hansson@arm.comsystem.cpu.iew.iewDispatchedInsts 672535669 # Number of instructions dispatched to IQ 59510409Sandreas.hansson@arm.comsystem.cpu.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch 59610628Sandreas.hansson@arm.comsystem.cpu.iew.iewDispLoadInsts 143502988 # Number of dispatched load instructions 59710628Sandreas.hansson@arm.comsystem.cpu.iew.iewDispStoreInsts 67972899 # Number of dispatched store instructions 59810628Sandreas.hansson@arm.comsystem.cpu.iew.iewDispNonSpecInsts 1489788 # Number of dispatched non-speculative instructions 59910628Sandreas.hansson@arm.comsystem.cpu.iew.iewIQFullEvents 251092 # Number of times the IQ has become full, causing a stall 60010628Sandreas.hansson@arm.comsystem.cpu.iew.iewLSQFullEvents 252064 # Number of times the LSQ has become full, causing a stall 60110628Sandreas.hansson@arm.comsystem.cpu.iew.memOrderViolationEvents 28827 # Number of memory order violations 60210628Sandreas.hansson@arm.comsystem.cpu.iew.predictedTakenIncorrect 3821462 # Number of branches that were predicted taken incorrectly 60310628Sandreas.hansson@arm.comsystem.cpu.iew.predictedNotTakenIncorrect 3734064 # Number of branches that were predicted not taken incorrectly 60410628Sandreas.hansson@arm.comsystem.cpu.iew.branchMispredicts 7555526 # Number of branch mispredicts detected at execute 60510628Sandreas.hansson@arm.comsystem.cpu.iew.iewExecutedInsts 599376603 # Number of executed instructions 60610628Sandreas.hansson@arm.comsystem.cpu.iew.iewExecLoadInsts 129568443 # Number of load instructions executed 60710628Sandreas.hansson@arm.comsystem.cpu.iew.iewExecSquashedInsts 10843625 # Number of squashed instructions skipped in execute 6088317SN/Asystem.cpu.iew.exec_swp 0 # number of swp insts executed 60910628Sandreas.hansson@arm.comsystem.cpu.iew.exec_nop 1486524 # number of nop insts executed 61010628Sandreas.hansson@arm.comsystem.cpu.iew.exec_refs 190520911 # number of memory reference insts executed 61110628Sandreas.hansson@arm.comsystem.cpu.iew.exec_branches 131371292 # Number of branches executed 61210628Sandreas.hansson@arm.comsystem.cpu.iew.exec_stores 60952468 # Number of stores executed 61310628Sandreas.hansson@arm.comsystem.cpu.iew.exec_rate 1.290583 # Inst execution rate 61410628Sandreas.hansson@arm.comsystem.cpu.iew.wb_sent 596255942 # cumulative count of insts sent to commit 61510628Sandreas.hansson@arm.comsystem.cpu.iew.wb_count 594959644 # cumulative count of insts written-back 61610628Sandreas.hansson@arm.comsystem.cpu.iew.wb_producers 349870966 # num instructions producing a value 61710628Sandreas.hansson@arm.comsystem.cpu.iew.wb_consumers 570295631 # num instructions consuming a value 6188317SN/Asystem.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 61910628Sandreas.hansson@arm.comsystem.cpu.iew.wb_rate 1.281072 # insts written-back per cycle 62010628Sandreas.hansson@arm.comsystem.cpu.iew.wb_fanout 0.613491 # average fanout of values written-back 6218317SN/Asystem.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 62210628Sandreas.hansson@arm.comsystem.cpu.commit.commitSquashedInsts 109920418 # The number of squashed insts skipped by commit 6239459Ssaidi@eecs.umich.edusystem.cpu.commit.commitNonSpecStalls 2977632 # The number of times commit has been forced to stall to communicate backwards 62410628Sandreas.hansson@arm.comsystem.cpu.commit.branchMispredicts 6954584 # The number of times a branch was mispredicted 62510628Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::samples 446560356 # Number of insts commited each cycle 62610628Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::mean 1.228714 # Number of insts commited each cycle 62710628Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::stdev 1.894004 # Number of insts commited each cycle 6288241SN/Asystem.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 62910628Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::0 218012124 48.82% 48.82% # Number of insts commited each cycle 63010628Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::1 116021741 25.98% 74.80% # Number of insts commited each cycle 63110628Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::2 43540177 9.75% 84.55% # Number of insts commited each cycle 63210628Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::3 23444560 5.25% 89.80% # Number of insts commited each cycle 63310628Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::4 10920781 2.45% 92.25% # Number of insts commited each cycle 63410628Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::5 8059552 1.80% 94.05% # Number of insts commited each cycle 63510628Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::6 8487825 1.90% 95.95% # Number of insts commited each cycle 63610628Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::7 4237549 0.95% 96.90% # Number of insts commited each cycle 63710628Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::8 13836047 3.10% 100.00% # Number of insts commited each cycle 6388241SN/Asystem.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 6398241SN/Asystem.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 6408241SN/Asystem.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 64110628Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::total 446560356 # Number of insts commited each cycle 6429459Ssaidi@eecs.umich.edusystem.cpu.commit.committedInsts 506581607 # Number of instructions committed 64310352Sandreas.hansson@arm.comsystem.cpu.commit.committedOps 548694828 # Number of ops (including micro ops) committed 6448317SN/Asystem.cpu.commit.swp_count 0 # Number of s/w prefetches committed 64510352Sandreas.hansson@arm.comsystem.cpu.commit.refs 172745233 # Number of memory references committed 64610352Sandreas.hansson@arm.comsystem.cpu.commit.loads 115884756 # Number of loads committed 6478317SN/Asystem.cpu.commit.membars 1488542 # Number of memory barriers committed 6489459Ssaidi@eecs.umich.edusystem.cpu.commit.branches 121548301 # Number of branches committed 6498241SN/Asystem.cpu.commit.fp_insts 16 # Number of committed floating point instructions. 65010352Sandreas.hansson@arm.comsystem.cpu.commit.int_insts 448454354 # Number of committed integer instructions. 6518241SN/Asystem.cpu.commit.function_calls 9757362 # Number of function calls committed. 65210220Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction 65310352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::IntAlu 375610373 68.46% 68.46% # Class of committed instruction 65410352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::IntMult 339219 0.06% 68.52% # Class of committed instruction 65510352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::IntDiv 0 0.00% 68.52% # Class of committed instruction 65610352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatAdd 0 0.00% 68.52% # Class of committed instruction 65710352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatCmp 0 0.00% 68.52% # Class of committed instruction 65810352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatCvt 0 0.00% 68.52% # Class of committed instruction 65910352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatMult 0 0.00% 68.52% # Class of committed instruction 66010352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatDiv 0 0.00% 68.52% # Class of committed instruction 66110352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatSqrt 0 0.00% 68.52% # Class of committed instruction 66210352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdAdd 0 0.00% 68.52% # Class of committed instruction 66310352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 68.52% # Class of committed instruction 66410352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdAlu 0 0.00% 68.52% # Class of committed instruction 66510352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdCmp 0 0.00% 68.52% # Class of committed instruction 66610352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdCvt 0 0.00% 68.52% # Class of committed instruction 66710352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdMisc 0 0.00% 68.52% # Class of committed instruction 66810352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdMult 0 0.00% 68.52% # Class of committed instruction 66910352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 68.52% # Class of committed instruction 67010352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdShift 0 0.00% 68.52% # Class of committed instruction 67110352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 68.52% # Class of committed instruction 67210352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdSqrt 0 0.00% 68.52% # Class of committed instruction 67310352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 68.52% # Class of committed instruction 67410352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 68.52% # Class of committed instruction 67510352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 68.52% # Class of committed instruction 67610352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 68.52% # Class of committed instruction 67710352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 68.52% # Class of committed instruction 67810352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatMisc 3 0.00% 68.52% # Class of committed instruction 67910352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 68.52% # Class of committed instruction 68010352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 68.52% # Class of committed instruction 68110352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 68.52% # Class of committed instruction 68210352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::MemRead 115884756 21.12% 89.64% # Class of committed instruction 68310352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::MemWrite 56860477 10.36% 100.00% # Class of committed instruction 68410220Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 68510220Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 68610352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::total 548694828 # Class of committed instruction 68710628Sandreas.hansson@arm.comsystem.cpu.commit.bw_lim_events 13836047 # number cycles where commit BW limit reached 6888317SN/Asystem.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits 68910628Sandreas.hansson@arm.comsystem.cpu.rob.rob_reads 1091332417 # The number of ROB reads 69010628Sandreas.hansson@arm.comsystem.cpu.rob.rob_writes 1334357175 # The number of ROB writes 69110628Sandreas.hansson@arm.comsystem.cpu.timesIdled 13678 # Number of times that the entire CPU went into an idle state and unscheduled itself 69210628Sandreas.hansson@arm.comsystem.cpu.idleCycles 765405 # Total number of cycles that the CPU has spent unscheduled due to idling 6939459Ssaidi@eecs.umich.edusystem.cpu.committedInsts 505237723 # Number of Instructions Simulated 69410352Sandreas.hansson@arm.comsystem.cpu.committedOps 547350944 # Number of Ops (including micro ops) Simulated 69510628Sandreas.hansson@arm.comsystem.cpu.cpi 0.919217 # CPI: Cycles Per Instruction 69610628Sandreas.hansson@arm.comsystem.cpu.cpi_total 0.919217 # CPI: Total CPI of All Threads 69710628Sandreas.hansson@arm.comsystem.cpu.ipc 1.087882 # IPC: Instructions Per Cycle 69810628Sandreas.hansson@arm.comsystem.cpu.ipc_total 1.087882 # IPC: Total IPC of All Threads 69910628Sandreas.hansson@arm.comsystem.cpu.int_regfile_reads 611063177 # number of integer regfile reads 70010628Sandreas.hansson@arm.comsystem.cpu.int_regfile_writes 328106532 # number of integer regfile writes 7018317SN/Asystem.cpu.fp_regfile_reads 16 # number of floating regfile reads 70210628Sandreas.hansson@arm.comsystem.cpu.cc_regfile_reads 2170100255 # number of cc regfile reads 70310628Sandreas.hansson@arm.comsystem.cpu.cc_regfile_writes 376532879 # number of cc regfile writes 70410628Sandreas.hansson@arm.comsystem.cpu.misc_regfile_reads 217961412 # number of misc regfile reads 7059459Ssaidi@eecs.umich.edusystem.cpu.misc_regfile_writes 2977084 # number of misc regfile writes 70610628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.replacements 2823114 # number of replacements 70710628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.tagsinuse 511.633158 # Cycle average of tags in use 70810628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.total_refs 169651956 # Total number of references to valid blocks. 70910628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.sampled_refs 2823626 # Sample count of references to valid blocks. 71010628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.avg_refs 60.083012 # Average number of references to valid blocks. 71110628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.warmup_cycle 496259500 # Cycle when the warmup percentage was hit. 71210628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_blocks::cpu.data 511.633158 # Average occupied blocks per requestor 71310628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_percent::cpu.data 0.999284 # Average percentage of cache occupancy 71410628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_percent::total 0.999284 # Average percentage of cache occupancy 71510628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 71610628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::0 172 # Occupied blocks per task id 71710628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::1 274 # Occupied blocks per task id 71810628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::2 66 # Occupied blocks per task id 71910628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 72010628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.tag_accesses 356228622 # Number of tag accesses 72110628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.data_accesses 356228622 # Number of data accesses 72210628Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_hits::cpu.data 114681272 # number of ReadReq hits 72310628Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_hits::total 114681272 # number of ReadReq hits 72410628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_hits::cpu.data 51990753 # number of WriteReq hits 72510628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_hits::total 51990753 # number of WriteReq hits 72610628Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_hits::cpu.data 2786 # number of SoftPFReq hits 72710628Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_hits::total 2786 # number of SoftPFReq hits 72810628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_hits::cpu.data 1488557 # number of LoadLockedReq hits 72910628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_hits::total 1488557 # number of LoadLockedReq hits 73010628Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_hits::cpu.data 1488541 # number of StoreCondReq hits 73110628Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_hits::total 1488541 # number of StoreCondReq hits 73210628Sandreas.hansson@arm.comsystem.cpu.dcache.demand_hits::cpu.data 166672025 # number of demand (read+write) hits 73310628Sandreas.hansson@arm.comsystem.cpu.dcache.demand_hits::total 166672025 # number of demand (read+write) hits 73410628Sandreas.hansson@arm.comsystem.cpu.dcache.overall_hits::cpu.data 166674811 # number of overall hits 73510628Sandreas.hansson@arm.comsystem.cpu.dcache.overall_hits::total 166674811 # number of overall hits 73610628Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_misses::cpu.data 4801959 # number of ReadReq misses 73710628Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_misses::total 4801959 # number of ReadReq misses 73810628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_misses::cpu.data 2248553 # number of WriteReq misses 73910628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_misses::total 2248553 # number of WriteReq misses 74010628Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_misses::cpu.data 11 # number of SoftPFReq misses 74110628Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_misses::total 11 # number of SoftPFReq misses 74210628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_misses::cpu.data 66 # number of LoadLockedReq misses 74310628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_misses::total 66 # number of LoadLockedReq misses 74410628Sandreas.hansson@arm.comsystem.cpu.dcache.demand_misses::cpu.data 7050512 # number of demand (read+write) misses 74510628Sandreas.hansson@arm.comsystem.cpu.dcache.demand_misses::total 7050512 # number of demand (read+write) misses 74610628Sandreas.hansson@arm.comsystem.cpu.dcache.overall_misses::cpu.data 7050523 # number of overall misses 74710628Sandreas.hansson@arm.comsystem.cpu.dcache.overall_misses::total 7050523 # number of overall misses 74810628Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_latency::cpu.data 53499385357 # number of ReadReq miss cycles 74910628Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_latency::total 53499385357 # number of ReadReq miss cycles 75010628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_latency::cpu.data 17165986851 # number of WriteReq miss cycles 75110628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_latency::total 17165986851 # number of WriteReq miss cycles 75210628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 1002500 # number of LoadLockedReq miss cycles 75310628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_latency::total 1002500 # number of LoadLockedReq miss cycles 75410628Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_latency::cpu.data 70665372208 # number of demand (read+write) miss cycles 75510628Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_latency::total 70665372208 # number of demand (read+write) miss cycles 75610628Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_latency::cpu.data 70665372208 # number of overall miss cycles 75710628Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_latency::total 70665372208 # number of overall miss cycles 75810628Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_accesses::cpu.data 119483231 # number of ReadReq accesses(hits+misses) 75910628Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_accesses::total 119483231 # number of ReadReq accesses(hits+misses) 76010628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_accesses::cpu.data 54239306 # number of WriteReq accesses(hits+misses) 76110628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_accesses::total 54239306 # number of WriteReq accesses(hits+misses) 76210628Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_accesses::cpu.data 2797 # number of SoftPFReq accesses(hits+misses) 76310628Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_accesses::total 2797 # number of SoftPFReq accesses(hits+misses) 76410628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::cpu.data 1488623 # number of LoadLockedReq accesses(hits+misses) 76510628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::total 1488623 # number of LoadLockedReq accesses(hits+misses) 76610628Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_accesses::cpu.data 1488541 # number of StoreCondReq accesses(hits+misses) 76710628Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_accesses::total 1488541 # number of StoreCondReq accesses(hits+misses) 76810628Sandreas.hansson@arm.comsystem.cpu.dcache.demand_accesses::cpu.data 173722537 # number of demand (read+write) accesses 76910628Sandreas.hansson@arm.comsystem.cpu.dcache.demand_accesses::total 173722537 # number of demand (read+write) accesses 77010628Sandreas.hansson@arm.comsystem.cpu.dcache.overall_accesses::cpu.data 173725334 # number of overall (read+write) accesses 77110628Sandreas.hansson@arm.comsystem.cpu.dcache.overall_accesses::total 173725334 # number of overall (read+write) accesses 77210628Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.040189 # miss rate for ReadReq accesses 77310628Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_rate::total 0.040189 # miss rate for ReadReq accesses 77410628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.041456 # miss rate for WriteReq accesses 77510628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_rate::total 0.041456 # miss rate for WriteReq accesses 77610628Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.003933 # miss rate for SoftPFReq accesses 77710628Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_miss_rate::total 0.003933 # miss rate for SoftPFReq accesses 77810628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000044 # miss rate for LoadLockedReq accesses 77910628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_rate::total 0.000044 # miss rate for LoadLockedReq accesses 78010628Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_rate::cpu.data 0.040585 # miss rate for demand accesses 78110628Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_rate::total 0.040585 # miss rate for demand accesses 78210628Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_rate::cpu.data 0.040584 # miss rate for overall accesses 78310628Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_rate::total 0.040584 # miss rate for overall accesses 78410628Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 11141.158297 # average ReadReq miss latency 78510628Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::total 11141.158297 # average ReadReq miss latency 78610628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 7634.237152 # average WriteReq miss latency 78710628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::total 7634.237152 # average WriteReq miss latency 78810628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 15189.393939 # average LoadLockedReq miss latency 78910628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_avg_miss_latency::total 15189.393939 # average LoadLockedReq miss latency 79010628Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_miss_latency::cpu.data 10022.729159 # average overall miss latency 79110628Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_miss_latency::total 10022.729159 # average overall miss latency 79210628Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_miss_latency::cpu.data 10022.713522 # average overall miss latency 79310628Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_miss_latency::total 10022.713522 # average overall miss latency 79410628Sandreas.hansson@arm.comsystem.cpu.dcache.blocked_cycles::no_mshrs 56 # number of cycles access was blocked 79510628Sandreas.hansson@arm.comsystem.cpu.dcache.blocked_cycles::no_targets 454984 # number of cycles access was blocked 79610628Sandreas.hansson@arm.comsystem.cpu.dcache.blocked::no_mshrs 7 # number of cycles access was blocked 79710628Sandreas.hansson@arm.comsystem.cpu.dcache.blocked::no_targets 10035 # number of cycles access was blocked 79810628Sandreas.hansson@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_mshrs 8 # average number of cycles each access was blocked 79910628Sandreas.hansson@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_targets 45.339711 # average number of cycles each access was blocked 80010628Sandreas.hansson@arm.comsystem.cpu.dcache.fast_writes 0 # number of fast writes performed 80110628Sandreas.hansson@arm.comsystem.cpu.dcache.cache_copies 0 # number of cache copies performed 80210628Sandreas.hansson@arm.comsystem.cpu.dcache.writebacks::writebacks 2354028 # number of writebacks 80310628Sandreas.hansson@arm.comsystem.cpu.dcache.writebacks::total 2354028 # number of writebacks 80410628Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::cpu.data 2498261 # number of ReadReq MSHR hits 80510628Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::total 2498261 # number of ReadReq MSHR hits 80610628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::cpu.data 1728610 # number of WriteReq MSHR hits 80710628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::total 1728610 # number of WriteReq MSHR hits 80810628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 66 # number of LoadLockedReq MSHR hits 80910628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_hits::total 66 # number of LoadLockedReq MSHR hits 81010628Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_hits::cpu.data 4226871 # number of demand (read+write) MSHR hits 81110628Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_hits::total 4226871 # number of demand (read+write) MSHR hits 81210628Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_hits::cpu.data 4226871 # number of overall MSHR hits 81310628Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_hits::total 4226871 # number of overall MSHR hits 81410628Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 2303698 # number of ReadReq MSHR misses 81510628Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::total 2303698 # number of ReadReq MSHR misses 81610628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 519943 # number of WriteReq MSHR misses 81710628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::total 519943 # number of WriteReq MSHR misses 81810628Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 10 # number of SoftPFReq MSHR misses 81910628Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_mshr_misses::total 10 # number of SoftPFReq MSHR misses 82010628Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_misses::cpu.data 2823641 # number of demand (read+write) MSHR misses 82110628Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_misses::total 2823641 # number of demand (read+write) MSHR misses 82210628Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_misses::cpu.data 2823651 # number of overall MSHR misses 82310628Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_misses::total 2823651 # number of overall MSHR misses 82410628Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 25499562714 # number of ReadReq MSHR miss cycles 82510628Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::total 25499562714 # number of ReadReq MSHR miss cycles 82610628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4017408221 # number of WriteReq MSHR miss cycles 82710628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::total 4017408221 # number of WriteReq MSHR miss cycles 82810628Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 706750 # number of SoftPFReq MSHR miss cycles 82910628Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_latency::total 706750 # number of SoftPFReq MSHR miss cycles 83010628Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 29516970935 # number of demand (read+write) MSHR miss cycles 83110628Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::total 29516970935 # number of demand (read+write) MSHR miss cycles 83210628Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 29517677685 # number of overall MSHR miss cycles 83310628Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::total 29517677685 # number of overall MSHR miss cycles 83410628Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.019281 # mshr miss rate for ReadReq accesses 83510628Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::total 0.019281 # mshr miss rate for ReadReq accesses 83610628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.009586 # mshr miss rate for WriteReq accesses 83710628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::total 0.009586 # mshr miss rate for WriteReq accesses 83810628Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.003575 # mshr miss rate for SoftPFReq accesses 83910628Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.003575 # mshr miss rate for SoftPFReq accesses 84010628Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.016254 # mshr miss rate for demand accesses 84110628Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::total 0.016254 # mshr miss rate for demand accesses 84210628Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.016254 # mshr miss rate for overall accesses 84310628Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::total 0.016254 # mshr miss rate for overall accesses 84410628Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11068.969420 # average ReadReq mshr miss latency 84510628Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11068.969420 # average ReadReq mshr miss latency 84610628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 7726.631998 # average WriteReq mshr miss latency 84710628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 7726.631998 # average WriteReq mshr miss latency 84810628Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 70675 # average SoftPFReq mshr miss latency 84910628Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 70675 # average SoftPFReq mshr miss latency 85010628Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 10453.514075 # average overall mshr miss latency 85110628Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::total 10453.514075 # average overall mshr miss latency 85210628Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 10453.727350 # average overall mshr miss latency 85310628Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::total 10453.727350 # average overall mshr miss latency 85410628Sandreas.hansson@arm.comsystem.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 85510628Sandreas.hansson@arm.comsystem.cpu.icache.tags.replacements 73454 # number of replacements 85610628Sandreas.hansson@arm.comsystem.cpu.icache.tags.tagsinuse 465.665769 # Cycle average of tags in use 85710628Sandreas.hansson@arm.comsystem.cpu.icache.tags.total_refs 236580046 # Total number of references to valid blocks. 85810628Sandreas.hansson@arm.comsystem.cpu.icache.tags.sampled_refs 73966 # Sample count of references to valid blocks. 85910628Sandreas.hansson@arm.comsystem.cpu.icache.tags.avg_refs 3198.497228 # Average number of references to valid blocks. 86010628Sandreas.hansson@arm.comsystem.cpu.icache.tags.warmup_cycle 114499459250 # Cycle when the warmup percentage was hit. 86110628Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_blocks::cpu.inst 465.665769 # Average occupied blocks per requestor 86210628Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_percent::cpu.inst 0.909503 # Average percentage of cache occupancy 86310628Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_percent::total 0.909503 # Average percentage of cache occupancy 86410628Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 86510628Sandreas.hansson@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::0 101 # Occupied blocks per task id 86610628Sandreas.hansson@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::1 257 # Occupied blocks per task id 86710628Sandreas.hansson@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::2 119 # Occupied blocks per task id 86810628Sandreas.hansson@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::3 19 # Occupied blocks per task id 86910628Sandreas.hansson@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::4 16 # Occupied blocks per task id 87010628Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 87110628Sandreas.hansson@arm.comsystem.cpu.icache.tags.tag_accesses 473397028 # Number of tag accesses 87210628Sandreas.hansson@arm.comsystem.cpu.icache.tags.data_accesses 473397028 # Number of data accesses 87310628Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_hits::cpu.inst 236580046 # number of ReadReq hits 87410628Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_hits::total 236580046 # number of ReadReq hits 87510628Sandreas.hansson@arm.comsystem.cpu.icache.demand_hits::cpu.inst 236580046 # number of demand (read+write) hits 87610628Sandreas.hansson@arm.comsystem.cpu.icache.demand_hits::total 236580046 # number of demand (read+write) hits 87710628Sandreas.hansson@arm.comsystem.cpu.icache.overall_hits::cpu.inst 236580046 # number of overall hits 87810628Sandreas.hansson@arm.comsystem.cpu.icache.overall_hits::total 236580046 # number of overall hits 87910628Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_misses::cpu.inst 81472 # number of ReadReq misses 88010628Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_misses::total 81472 # number of ReadReq misses 88110628Sandreas.hansson@arm.comsystem.cpu.icache.demand_misses::cpu.inst 81472 # number of demand (read+write) misses 88210628Sandreas.hansson@arm.comsystem.cpu.icache.demand_misses::total 81472 # number of demand (read+write) misses 88310628Sandreas.hansson@arm.comsystem.cpu.icache.overall_misses::cpu.inst 81472 # number of overall misses 88410628Sandreas.hansson@arm.comsystem.cpu.icache.overall_misses::total 81472 # number of overall misses 88510628Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_latency::cpu.inst 1465585914 # number of ReadReq miss cycles 88610628Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_latency::total 1465585914 # number of ReadReq miss cycles 88710628Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_latency::cpu.inst 1465585914 # number of demand (read+write) miss cycles 88810628Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_latency::total 1465585914 # number of demand (read+write) miss cycles 88910628Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_latency::cpu.inst 1465585914 # number of overall miss cycles 89010628Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_latency::total 1465585914 # number of overall miss cycles 89110628Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_accesses::cpu.inst 236661518 # number of ReadReq accesses(hits+misses) 89210628Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_accesses::total 236661518 # number of ReadReq accesses(hits+misses) 89310628Sandreas.hansson@arm.comsystem.cpu.icache.demand_accesses::cpu.inst 236661518 # number of demand (read+write) accesses 89410628Sandreas.hansson@arm.comsystem.cpu.icache.demand_accesses::total 236661518 # number of demand (read+write) accesses 89510628Sandreas.hansson@arm.comsystem.cpu.icache.overall_accesses::cpu.inst 236661518 # number of overall (read+write) accesses 89610628Sandreas.hansson@arm.comsystem.cpu.icache.overall_accesses::total 236661518 # number of overall (read+write) accesses 89710628Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000344 # miss rate for ReadReq accesses 89810628Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_rate::total 0.000344 # miss rate for ReadReq accesses 89910628Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_rate::cpu.inst 0.000344 # miss rate for demand accesses 90010628Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_rate::total 0.000344 # miss rate for demand accesses 90110628Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_rate::cpu.inst 0.000344 # miss rate for overall accesses 90210628Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_rate::total 0.000344 # miss rate for overall accesses 90310628Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 17988.829463 # average ReadReq miss latency 90410628Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::total 17988.829463 # average ReadReq miss latency 90510628Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_miss_latency::cpu.inst 17988.829463 # average overall miss latency 90610628Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_miss_latency::total 17988.829463 # average overall miss latency 90710628Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_miss_latency::cpu.inst 17988.829463 # average overall miss latency 90810628Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_miss_latency::total 17988.829463 # average overall miss latency 90910628Sandreas.hansson@arm.comsystem.cpu.icache.blocked_cycles::no_mshrs 164374 # number of cycles access was blocked 91010628Sandreas.hansson@arm.comsystem.cpu.icache.blocked_cycles::no_targets 692 # number of cycles access was blocked 91110628Sandreas.hansson@arm.comsystem.cpu.icache.blocked::no_mshrs 6271 # number of cycles access was blocked 91210628Sandreas.hansson@arm.comsystem.cpu.icache.blocked::no_targets 5 # number of cycles access was blocked 91310628Sandreas.hansson@arm.comsystem.cpu.icache.avg_blocked_cycles::no_mshrs 26.211768 # average number of cycles each access was blocked 91410628Sandreas.hansson@arm.comsystem.cpu.icache.avg_blocked_cycles::no_targets 138.400000 # average number of cycles each access was blocked 91510628Sandreas.hansson@arm.comsystem.cpu.icache.fast_writes 0 # number of fast writes performed 91610628Sandreas.hansson@arm.comsystem.cpu.icache.cache_copies 0 # number of cache copies performed 91710628Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_hits::cpu.inst 7479 # number of ReadReq MSHR hits 91810628Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_hits::total 7479 # number of ReadReq MSHR hits 91910628Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_hits::cpu.inst 7479 # number of demand (read+write) MSHR hits 92010628Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_hits::total 7479 # number of demand (read+write) MSHR hits 92110628Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_hits::cpu.inst 7479 # number of overall MSHR hits 92210628Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_hits::total 7479 # number of overall MSHR hits 92310628Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 73993 # number of ReadReq MSHR misses 92410628Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_misses::total 73993 # number of ReadReq MSHR misses 92510628Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_misses::cpu.inst 73993 # number of demand (read+write) MSHR misses 92610628Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_misses::total 73993 # number of demand (read+write) MSHR misses 92710628Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_misses::cpu.inst 73993 # number of overall MSHR misses 92810628Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_misses::total 73993 # number of overall MSHR misses 92910628Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 1129183847 # number of ReadReq MSHR miss cycles 93010628Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::total 1129183847 # number of ReadReq MSHR miss cycles 93110628Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 1129183847 # number of demand (read+write) MSHR miss cycles 93210628Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_latency::total 1129183847 # number of demand (read+write) MSHR miss cycles 93310628Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 1129183847 # number of overall MSHR miss cycles 93410628Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_latency::total 1129183847 # number of overall MSHR miss cycles 93510628Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000313 # mshr miss rate for ReadReq accesses 93610628Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::total 0.000313 # mshr miss rate for ReadReq accesses 93710628Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000313 # mshr miss rate for demand accesses 93810628Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_rate::total 0.000313 # mshr miss rate for demand accesses 93910628Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000313 # mshr miss rate for overall accesses 94010628Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_rate::total 0.000313 # mshr miss rate for overall accesses 94110628Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 15260.684754 # average ReadReq mshr miss latency 94210628Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15260.684754 # average ReadReq mshr miss latency 94310628Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 15260.684754 # average overall mshr miss latency 94410628Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::total 15260.684754 # average overall mshr miss latency 94510628Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 15260.684754 # average overall mshr miss latency 94610628Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::total 15260.684754 # average overall mshr miss latency 94710628Sandreas.hansson@arm.comsystem.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 94810628Sandreas.hansson@arm.comsystem.cpu.l2cache.prefetcher.num_hwpf_issued 8509131 # number of hwpf issued 94910628Sandreas.hansson@arm.comsystem.cpu.l2cache.prefetcher.pfIdentified 8512942 # number of prefetch candidates identified 95010628Sandreas.hansson@arm.comsystem.cpu.l2cache.prefetcher.pfBufferHit 2237 # number of redundant prefetches already in prefetch queue 95110628Sandreas.hansson@arm.comsystem.cpu.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 95210628Sandreas.hansson@arm.comsystem.cpu.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size 95310628Sandreas.hansson@arm.comsystem.cpu.l2cache.prefetcher.pfSpanPage 743602 # number of prefetches not generated due to page crossing 95410628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.replacements 401614 # number of replacements 95510628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.tagsinuse 15413.386139 # Cycle average of tags in use 95610628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.total_refs 4559849 # Total number of references to valid blocks. 95710628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.sampled_refs 417953 # Sample count of references to valid blocks. 95810628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.avg_refs 10.909956 # Average number of references to valid blocks. 95910628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.warmup_cycle 34584601500 # Cycle when the warmup percentage was hit. 96010628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::writebacks 8474.787715 # Average occupied blocks per requestor 96110628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.inst 477.139723 # Average occupied blocks per requestor 96210628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.data 4908.892257 # Average occupied blocks per requestor 96310628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher 1552.566443 # Average occupied blocks per requestor 96410628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::writebacks 0.517260 # Average percentage of cache occupancy 96510628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.inst 0.029122 # Average percentage of cache occupancy 96610628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.data 0.299615 # Average percentage of cache occupancy 96710628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher 0.094761 # Average percentage of cache occupancy 96810628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::total 0.940758 # Average percentage of cache occupancy 96910628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_task_id_blocks::1022 1129 # Occupied blocks per task id 97010628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_task_id_blocks::1024 15210 # Occupied blocks per task id 97110628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1022::2 49 # Occupied blocks per task id 97210628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1022::3 259 # Occupied blocks per task id 97310628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1022::4 821 # Occupied blocks per task id 97410628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::0 147 # Occupied blocks per task id 97510628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::1 214 # Occupied blocks per task id 97610628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::2 1536 # Occupied blocks per task id 97710628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::3 10030 # Occupied blocks per task id 97810628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::4 3283 # Occupied blocks per task id 97910628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_task_id_percent::1022 0.068909 # Percentage of cache occupancy per task id 98010628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_task_id_percent::1024 0.928345 # Percentage of cache occupancy per task id 98110628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.tag_accesses 84965966 # Number of tag accesses 98210628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.data_accesses 84965966 # Number of data accesses 98310628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_hits::cpu.inst 63311 # number of ReadReq hits 98410628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_hits::cpu.data 2156931 # number of ReadReq hits 98510628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_hits::total 2220242 # number of ReadReq hits 98610628Sandreas.hansson@arm.comsystem.cpu.l2cache.Writeback_hits::writebacks 2354028 # number of Writeback hits 98710628Sandreas.hansson@arm.comsystem.cpu.l2cache.Writeback_hits::total 2354028 # number of Writeback hits 98810628Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_hits::cpu.data 23 # number of UpgradeReq hits 98910628Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_hits::total 23 # number of UpgradeReq hits 99010628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_hits::cpu.data 516650 # number of ReadExReq hits 99110628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_hits::total 516650 # number of ReadExReq hits 99210628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits::cpu.inst 63311 # number of demand (read+write) hits 99310628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits::cpu.data 2673581 # number of demand (read+write) hits 99410628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits::total 2736892 # number of demand (read+write) hits 99510628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits::cpu.inst 63311 # number of overall hits 99610628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits::cpu.data 2673581 # number of overall hits 99710628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits::total 2736892 # number of overall hits 99810628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::cpu.inst 10651 # number of ReadReq misses 99910628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::cpu.data 144961 # number of ReadReq misses 100010628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::total 155612 # number of ReadReq misses 100110628Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_misses::cpu.data 2 # number of UpgradeReq misses 100210628Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_misses::total 2 # number of UpgradeReq misses 100310628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_misses::cpu.data 5084 # number of ReadExReq misses 100410628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_misses::total 5084 # number of ReadExReq misses 100510628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::cpu.inst 10651 # number of demand (read+write) misses 100610628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::cpu.data 150045 # number of demand (read+write) misses 100710628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::total 160696 # number of demand (read+write) misses 100810628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::cpu.inst 10651 # number of overall misses 100910628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::cpu.data 150045 # number of overall misses 101010628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::total 160696 # number of overall misses 101110628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.inst 711026986 # number of ReadReq miss cycles 101210628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.data 10160623428 # number of ReadReq miss cycles 101310628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::total 10871650414 # number of ReadReq miss cycles 101410628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 411274728 # number of ReadExReq miss cycles 101510628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::total 411274728 # number of ReadExReq miss cycles 101610628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.inst 711026986 # number of demand (read+write) miss cycles 101710628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.data 10571898156 # number of demand (read+write) miss cycles 101810628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::total 11282925142 # number of demand (read+write) miss cycles 101910628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.inst 711026986 # number of overall miss cycles 102010628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.data 10571898156 # number of overall miss cycles 102110628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::total 11282925142 # number of overall miss cycles 102210628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses::cpu.inst 73962 # number of ReadReq accesses(hits+misses) 102310628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses::cpu.data 2301892 # number of ReadReq accesses(hits+misses) 102410628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses::total 2375854 # number of ReadReq accesses(hits+misses) 102510628Sandreas.hansson@arm.comsystem.cpu.l2cache.Writeback_accesses::writebacks 2354028 # number of Writeback accesses(hits+misses) 102610628Sandreas.hansson@arm.comsystem.cpu.l2cache.Writeback_accesses::total 2354028 # number of Writeback accesses(hits+misses) 102710628Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_accesses::cpu.data 25 # number of UpgradeReq accesses(hits+misses) 102810628Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_accesses::total 25 # number of UpgradeReq accesses(hits+misses) 102910628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_accesses::cpu.data 521734 # number of ReadExReq accesses(hits+misses) 103010628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_accesses::total 521734 # number of ReadExReq accesses(hits+misses) 103110628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::cpu.inst 73962 # number of demand (read+write) accesses 103210628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::cpu.data 2823626 # number of demand (read+write) accesses 103310628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::total 2897588 # number of demand (read+write) accesses 103410628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::cpu.inst 73962 # number of overall (read+write) accesses 103510628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::cpu.data 2823626 # number of overall (read+write) accesses 103610628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::total 2897588 # number of overall (read+write) accesses 103710628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.144006 # miss rate for ReadReq accesses 103810628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.062975 # miss rate for ReadReq accesses 103910628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::total 0.065497 # miss rate for ReadReq accesses 104010628Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.080000 # miss rate for UpgradeReq accesses 104110628Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_miss_rate::total 0.080000 # miss rate for UpgradeReq accesses 104210628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.009744 # miss rate for ReadExReq accesses 104310628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::total 0.009744 # miss rate for ReadExReq accesses 104410628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.144006 # miss rate for demand accesses 104510628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.data 0.053139 # miss rate for demand accesses 104610628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::total 0.055459 # miss rate for demand accesses 104710628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.144006 # miss rate for overall accesses 104810628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.data 0.053139 # miss rate for overall accesses 104910628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::total 0.055459 # miss rate for overall accesses 105010628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 66756.829030 # average ReadReq miss latency 105110628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 70092.117383 # average ReadReq miss latency 105210628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::total 69863.830643 # average ReadReq miss latency 105310628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 80895.894571 # average ReadExReq miss latency 105410628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::total 80895.894571 # average ReadExReq miss latency 105510628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 66756.829030 # average overall miss latency 105610628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 70458.183585 # average overall miss latency 105710628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::total 70212.856213 # average overall miss latency 105810628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 66756.829030 # average overall miss latency 105910628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 70458.183585 # average overall miss latency 106010628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::total 70212.856213 # average overall miss latency 106110628Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 106210628Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 106310628Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 106410628Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 106510628Sandreas.hansson@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 106610628Sandreas.hansson@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 106710628Sandreas.hansson@arm.comsystem.cpu.l2cache.fast_writes 0 # number of fast writes performed 106810628Sandreas.hansson@arm.comsystem.cpu.l2cache.cache_copies 0 # number of cache copies performed 106910628Sandreas.hansson@arm.comsystem.cpu.l2cache.writebacks::writebacks 292638 # number of writebacks 107010628Sandreas.hansson@arm.comsystem.cpu.l2cache.writebacks::total 292638 # number of writebacks 107110628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 8 # number of ReadReq MSHR hits 107210628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_hits::cpu.data 4068 # number of ReadReq MSHR hits 107310628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_hits::total 4076 # number of ReadReq MSHR hits 107410628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_hits::cpu.data 1399 # number of ReadExReq MSHR hits 107510628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_hits::total 1399 # number of ReadExReq MSHR hits 107610628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_hits::cpu.inst 8 # number of demand (read+write) MSHR hits 107710628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_hits::cpu.data 5467 # number of demand (read+write) MSHR hits 107810628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_hits::total 5475 # number of demand (read+write) MSHR hits 107910628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_hits::cpu.inst 8 # number of overall MSHR hits 108010628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_hits::cpu.data 5467 # number of overall MSHR hits 108110628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_hits::total 5475 # number of overall MSHR hits 108210628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 10643 # number of ReadReq MSHR misses 108310628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.data 140893 # number of ReadReq MSHR misses 108410628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::total 151536 # number of ReadReq MSHR misses 108510628Sandreas.hansson@arm.comsystem.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher 275229 # number of HardPFReq MSHR misses 108610628Sandreas.hansson@arm.comsystem.cpu.l2cache.HardPFReq_mshr_misses::total 275229 # number of HardPFReq MSHR misses 108710628Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 2 # number of UpgradeReq MSHR misses 108810628Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_misses::total 2 # number of UpgradeReq MSHR misses 108910628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 3685 # number of ReadExReq MSHR misses 109010628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::total 3685 # number of ReadExReq MSHR misses 109110628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.inst 10643 # number of demand (read+write) MSHR misses 109210628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.data 144578 # number of demand (read+write) MSHR misses 109310628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::total 155221 # number of demand (read+write) MSHR misses 109410628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.inst 10643 # number of overall MSHR misses 109510628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.data 144578 # number of overall MSHR misses 109610628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher 275229 # number of overall MSHR misses 109710628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::total 430450 # number of overall MSHR misses 109810628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 619626514 # number of ReadReq MSHR miss cycles 109910628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 8627975760 # number of ReadReq MSHR miss cycles 110010628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::total 9247602274 # number of ReadReq MSHR miss cycles 110110628Sandreas.hansson@arm.comsystem.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher 18094630257 # number of HardPFReq MSHR miss cycles 110210628Sandreas.hansson@arm.comsystem.cpu.l2cache.HardPFReq_mshr_miss_latency::total 18094630257 # number of HardPFReq MSHR miss cycles 110310628Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 12002 # number of UpgradeReq MSHR miss cycles 110410628Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 12002 # number of UpgradeReq MSHR miss cycles 110510628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 229963510 # number of ReadExReq MSHR miss cycles 110610628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 229963510 # number of ReadExReq MSHR miss cycles 110710628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 619626514 # number of demand (read+write) MSHR miss cycles 110810628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8857939270 # number of demand (read+write) MSHR miss cycles 110910628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::total 9477565784 # number of demand (read+write) MSHR miss cycles 111010628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 619626514 # number of overall MSHR miss cycles 111110628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8857939270 # number of overall MSHR miss cycles 111210628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher 18094630257 # number of overall MSHR miss cycles 111310628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::total 27572196041 # number of overall MSHR miss cycles 111410628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.143898 # mshr miss rate for ReadReq accesses 111510628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.061207 # mshr miss rate for ReadReq accesses 111610628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.063782 # mshr miss rate for ReadReq accesses 111710628Sandreas.hansson@arm.comsystem.cpu.l2cache.HardPFReq_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 111810628Sandreas.hansson@arm.comsystem.cpu.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses 111910628Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.080000 # mshr miss rate for UpgradeReq accesses 112010628Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.080000 # mshr miss rate for UpgradeReq accesses 112110628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.007063 # mshr miss rate for ReadExReq accesses 112210628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.007063 # mshr miss rate for ReadExReq accesses 112310628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.143898 # mshr miss rate for demand accesses 112410628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.051203 # mshr miss rate for demand accesses 112510628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::total 0.053569 # mshr miss rate for demand accesses 112610628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.143898 # mshr miss rate for overall accesses 112710628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.051203 # mshr miss rate for overall accesses 112810628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for overall accesses 112910628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::total 0.148555 # mshr miss rate for overall accesses 113010628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 58219.159448 # average ReadReq mshr miss latency 113110628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 61237.788677 # average ReadReq mshr miss latency 113210628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 61025.777861 # average ReadReq mshr miss latency 113310628Sandreas.hansson@arm.comsystem.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 65743.908734 # average HardPFReq mshr miss latency 113410628Sandreas.hansson@arm.comsystem.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 65743.908734 # average HardPFReq mshr miss latency 113510628Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 6001 # average UpgradeReq mshr miss latency 113610628Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 6001 # average UpgradeReq mshr miss latency 113710628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 62405.294437 # average ReadExReq mshr miss latency 113810628Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 62405.294437 # average ReadExReq mshr miss latency 113910628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 58219.159448 # average overall mshr miss latency 114010628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 61267.546031 # average overall mshr miss latency 114110628Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::total 61058.528060 # average overall mshr miss latency 114210628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 58219.159448 # average overall mshr miss latency 114310628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 61267.546031 # average overall mshr miss latency 114410628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 65743.908734 # average overall mshr miss latency 114510628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::total 64054.352517 # average overall mshr miss latency 114610628Sandreas.hansson@arm.comsystem.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 114710628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadReq 2375885 # Transaction distribution 114810628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadResp 2375884 # Transaction distribution 114910628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::Writeback 2354028 # Transaction distribution 115010628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::HardPFReq 335698 # Transaction distribution 115110628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::UpgradeReq 25 # Transaction distribution 115210628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::UpgradeResp 25 # Transaction distribution 115310628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExReq 521734 # Transaction distribution 115410628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExResp 521734 # Transaction distribution 115510628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 147954 # Packet count per connected master and slave (bytes) 115610628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 8001330 # Packet count per connected master and slave (bytes) 115710628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count::total 8149284 # Packet count per connected master and slave (bytes) 115810628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 4733504 # Cumulative packet size per connected master and slave (bytes) 115910628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 331369856 # Cumulative packet size per connected master and slave (bytes) 116010628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_size::total 336103360 # Cumulative packet size per connected master and slave (bytes) 116110628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoops 335729 # Total snoops (count) 116210628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::samples 5587370 # Request fanout histogram 116310628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::mean 5.060082 # Request fanout histogram 116410628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::stdev 0.237638 # Request fanout histogram 116510409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 116610409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 116710409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram 116810409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram 116910409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::3 0 0.00% 0.00% # Request fanout histogram 117010409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::4 0 0.00% 0.00% # Request fanout histogram 117110628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::5 5251672 93.99% 93.99% # Request fanout histogram 117210628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::6 335698 6.01% 100.00% # Request fanout histogram 117310409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 117410409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::min_value 5 # Request fanout histogram 117510409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::max_value 6 # Request fanout histogram 117610628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::total 5587370 # Request fanout histogram 117710628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.reqLayer0.occupancy 4979864499 # Layer occupancy (ticks) 117810409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.reqLayer0.utilization 2.1 # Layer utilization (%) 117910628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer0.occupancy 112728958 # Layer occupancy (ticks) 11809729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 118110628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer1.occupancy 4257992809 # Layer occupancy (ticks) 118210409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer1.utilization 1.8 # Layer utilization (%) 118310628Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadReq 408974 # Transaction distribution 118410628Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadResp 408974 # Transaction distribution 118510628Sandreas.hansson@arm.comsystem.membus.trans_dist::Writeback 292638 # Transaction distribution 118610628Sandreas.hansson@arm.comsystem.membus.trans_dist::UpgradeReq 3 # Transaction distribution 118710628Sandreas.hansson@arm.comsystem.membus.trans_dist::UpgradeResp 3 # Transaction distribution 118810628Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExReq 3684 # Transaction distribution 118910628Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExResp 3684 # Transaction distribution 119010628Sandreas.hansson@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1117960 # Packet count per connected master and slave (bytes) 119110628Sandreas.hansson@arm.comsystem.membus.pkt_count::total 1117960 # Packet count per connected master and slave (bytes) 119210628Sandreas.hansson@arm.comsystem.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 45138944 # Cumulative packet size per connected master and slave (bytes) 119310628Sandreas.hansson@arm.comsystem.membus.pkt_size::total 45138944 # Cumulative packet size per connected master and slave (bytes) 119410628Sandreas.hansson@arm.comsystem.membus.snoops 0 # Total snoops (count) 119510628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::samples 705299 # Request fanout histogram 119610628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::mean 0 # Request fanout histogram 119710628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::stdev 0 # Request fanout histogram 119810628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 119910628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::0 705299 100.00% 100.00% # Request fanout histogram 120010628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 120110628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 120210628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::min_value 0 # Request fanout histogram 120310628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::max_value 0 # Request fanout histogram 120410628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::total 705299 # Request fanout histogram 120510628Sandreas.hansson@arm.comsystem.membus.reqLayer0.occupancy 3281426491 # Layer occupancy (ticks) 120610628Sandreas.hansson@arm.comsystem.membus.reqLayer0.utilization 1.4 # Layer utilization (%) 120710628Sandreas.hansson@arm.comsystem.membus.respLayer1.occupancy 3862639706 # Layer occupancy (ticks) 120810628Sandreas.hansson@arm.comsystem.membus.respLayer1.utilization 1.7 # Layer utilization (%) 12097860SN/A 12107860SN/A---------- End Simulation Statistics ---------- 1211