stats.txt revision 11502
110515SN/A 210515SN/A---------- Begin Simulation Statistics ---------- 311502SCurtis.Dunham@arm.comsim_seconds 47.522770 # Number of seconds simulated 411502SCurtis.Dunham@arm.comsim_ticks 47522770414500 # Number of ticks simulated 511502SCurtis.Dunham@arm.comfinal_tick 47522770414500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 610515SN/Asim_freq 1000000000000 # Frequency of simulated ticks 711502SCurtis.Dunham@arm.comhost_inst_rate 771698 # Simulator instruction rate (inst/s) 811502SCurtis.Dunham@arm.comhost_op_rate 907739 # Simulator op (including micro ops) rate (op/s) 911502SCurtis.Dunham@arm.comhost_tick_rate 41601502224 # Simulator tick rate (ticks/s) 1011502SCurtis.Dunham@arm.comhost_mem_usage 746908 # Number of bytes of host memory used 1111502SCurtis.Dunham@arm.comhost_seconds 1142.33 # Real time elapsed on the host 1211502SCurtis.Dunham@arm.comsim_insts 881535802 # Number of instructions simulated 1311502SCurtis.Dunham@arm.comsim_ops 1036940641 # Number of ops (including micro ops) simulated 1410515SN/Asystem.voltage_domain.voltage 1 # Voltage in Volts 1510515SN/Asystem.clk_domain.clock 1000 # Clock period in ticks 1611502SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu0.dtb.walker 93760 # Number of bytes read from this memory 1711502SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu0.itb.walker 96448 # Number of bytes read from this memory 1811502SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu0.inst 3323828 # Number of bytes read from this memory 1911502SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu0.data 13811400 # Number of bytes read from this memory 2011502SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu0.l2cache.prefetcher 14713664 # Number of bytes read from this memory 2111502SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu1.dtb.walker 137344 # Number of bytes read from this memory 2211502SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu1.itb.walker 135424 # Number of bytes read from this memory 2311502SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu1.inst 2499960 # Number of bytes read from this memory 2411502SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu1.data 9313680 # Number of bytes read from this memory 2511502SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu1.l2cache.prefetcher 12080896 # Number of bytes read from this memory 2611502SCurtis.Dunham@arm.comsystem.physmem.bytes_read::realview.ide 425472 # Number of bytes read from this memory 2711502SCurtis.Dunham@arm.comsystem.physmem.bytes_read::total 56631876 # Number of bytes read from this memory 2811502SCurtis.Dunham@arm.comsystem.physmem.bytes_inst_read::cpu0.inst 3323828 # Number of instructions bytes read from this memory 2911502SCurtis.Dunham@arm.comsystem.physmem.bytes_inst_read::cpu1.inst 2499960 # Number of instructions bytes read from this memory 3011502SCurtis.Dunham@arm.comsystem.physmem.bytes_inst_read::total 5823788 # Number of instructions bytes read from this memory 3111502SCurtis.Dunham@arm.comsystem.physmem.bytes_written::writebacks 75221696 # Number of bytes written to this memory 3210827Sandreas.hansson@arm.comsystem.physmem.bytes_written::cpu0.data 20580 # Number of bytes written to this memory 3310585SN/Asystem.physmem.bytes_written::cpu1.data 4 # Number of bytes written to this memory 3411502SCurtis.Dunham@arm.comsystem.physmem.bytes_written::total 75242280 # Number of bytes written to this memory 3511502SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu0.dtb.walker 1465 # Number of read requests responded to by this memory 3611502SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu0.itb.walker 1507 # Number of read requests responded to by this memory 3711502SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu0.inst 92342 # Number of read requests responded to by this memory 3811502SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu0.data 215816 # Number of read requests responded to by this memory 3911502SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu0.l2cache.prefetcher 229901 # Number of read requests responded to by this memory 4011502SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu1.dtb.walker 2146 # Number of read requests responded to by this memory 4111502SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu1.itb.walker 2116 # Number of read requests responded to by this memory 4211502SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu1.inst 39150 # Number of read requests responded to by this memory 4311502SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu1.data 145539 # Number of read requests responded to by this memory 4411502SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu1.l2cache.prefetcher 188764 # Number of read requests responded to by this memory 4511502SCurtis.Dunham@arm.comsystem.physmem.num_reads::realview.ide 6648 # Number of read requests responded to by this memory 4611502SCurtis.Dunham@arm.comsystem.physmem.num_reads::total 925394 # Number of read requests responded to by this memory 4711502SCurtis.Dunham@arm.comsystem.physmem.num_writes::writebacks 1175339 # Number of write requests responded to by this memory 4810827Sandreas.hansson@arm.comsystem.physmem.num_writes::cpu0.data 2573 # Number of write requests responded to by this memory 4910585SN/Asystem.physmem.num_writes::cpu1.data 1 # Number of write requests responded to by this memory 5011502SCurtis.Dunham@arm.comsystem.physmem.num_writes::total 1177913 # Number of write requests responded to by this memory 5111502SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu0.dtb.walker 1973 # Total read bandwidth from this memory (bytes/s) 5211502SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu0.itb.walker 2030 # Total read bandwidth from this memory (bytes/s) 5311502SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu0.inst 69942 # Total read bandwidth from this memory (bytes/s) 5411502SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu0.data 290627 # Total read bandwidth from this memory (bytes/s) 5511502SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu0.l2cache.prefetcher 309613 # Total read bandwidth from this memory (bytes/s) 5611502SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu1.dtb.walker 2890 # Total read bandwidth from this memory (bytes/s) 5711502SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu1.itb.walker 2850 # Total read bandwidth from this memory (bytes/s) 5811502SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu1.inst 52606 # Total read bandwidth from this memory (bytes/s) 5911502SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu1.data 195984 # Total read bandwidth from this memory (bytes/s) 6011502SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu1.l2cache.prefetcher 254213 # Total read bandwidth from this memory (bytes/s) 6111502SCurtis.Dunham@arm.comsystem.physmem.bw_read::realview.ide 8953 # Total read bandwidth from this memory (bytes/s) 6211502SCurtis.Dunham@arm.comsystem.physmem.bw_read::total 1191679 # Total read bandwidth from this memory (bytes/s) 6311502SCurtis.Dunham@arm.comsystem.physmem.bw_inst_read::cpu0.inst 69942 # Instruction read bandwidth from this memory (bytes/s) 6411502SCurtis.Dunham@arm.comsystem.physmem.bw_inst_read::cpu1.inst 52606 # Instruction read bandwidth from this memory (bytes/s) 6511502SCurtis.Dunham@arm.comsystem.physmem.bw_inst_read::total 122547 # Instruction read bandwidth from this memory (bytes/s) 6611502SCurtis.Dunham@arm.comsystem.physmem.bw_write::writebacks 1582856 # Write bandwidth from this memory (bytes/s) 6711502SCurtis.Dunham@arm.comsystem.physmem.bw_write::cpu0.data 433 # Write bandwidth from this memory (bytes/s) 6810585SN/Asystem.physmem.bw_write::cpu1.data 0 # Write bandwidth from this memory (bytes/s) 6911502SCurtis.Dunham@arm.comsystem.physmem.bw_write::total 1583289 # Write bandwidth from this memory (bytes/s) 7011502SCurtis.Dunham@arm.comsystem.physmem.bw_total::writebacks 1582856 # Total bandwidth to/from this memory (bytes/s) 7111502SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu0.dtb.walker 1973 # Total bandwidth to/from this memory (bytes/s) 7211502SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu0.itb.walker 2030 # Total bandwidth to/from this memory (bytes/s) 7311502SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu0.inst 69942 # Total bandwidth to/from this memory (bytes/s) 7411502SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu0.data 291060 # Total bandwidth to/from this memory (bytes/s) 7511502SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu0.l2cache.prefetcher 309613 # Total bandwidth to/from this memory (bytes/s) 7611502SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu1.dtb.walker 2890 # Total bandwidth to/from this memory (bytes/s) 7711502SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu1.itb.walker 2850 # Total bandwidth to/from this memory (bytes/s) 7811502SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu1.inst 52606 # Total bandwidth to/from this memory (bytes/s) 7911502SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu1.data 195984 # Total bandwidth to/from this memory (bytes/s) 8011502SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu1.l2cache.prefetcher 254213 # Total bandwidth to/from this memory (bytes/s) 8111502SCurtis.Dunham@arm.comsystem.physmem.bw_total::realview.ide 8953 # Total bandwidth to/from this memory (bytes/s) 8211502SCurtis.Dunham@arm.comsystem.physmem.bw_total::total 2774968 # Total bandwidth to/from this memory (bytes/s) 8311502SCurtis.Dunham@arm.comsystem.physmem.readReqs 925394 # Number of read requests accepted 8411502SCurtis.Dunham@arm.comsystem.physmem.writeReqs 1177913 # Number of write requests accepted 8511502SCurtis.Dunham@arm.comsystem.physmem.readBursts 925394 # Number of DRAM read bursts, including those serviced by the write queue 8611502SCurtis.Dunham@arm.comsystem.physmem.writeBursts 1177913 # Number of DRAM write bursts, including those merged in the write queue 8711502SCurtis.Dunham@arm.comsystem.physmem.bytesReadDRAM 59200512 # Total number of bytes read from DRAM 8811502SCurtis.Dunham@arm.comsystem.physmem.bytesReadWrQ 24704 # Total number of bytes read from write queue 8911502SCurtis.Dunham@arm.comsystem.physmem.bytesWritten 75241664 # Total number of bytes written to DRAM 9011502SCurtis.Dunham@arm.comsystem.physmem.bytesReadSys 56631876 # Total read bytes from the system interface side 9111502SCurtis.Dunham@arm.comsystem.physmem.bytesWrittenSys 75242280 # Total written bytes from the system interface side 9211502SCurtis.Dunham@arm.comsystem.physmem.servicedByWrQ 386 # Number of DRAM read bursts serviced by the write queue 9311502SCurtis.Dunham@arm.comsystem.physmem.mergedWrBursts 2246 # Number of DRAM write bursts merged with an existing one 9411336Sandreas.hansson@arm.comsystem.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 9511502SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::0 52385 # Per bank write bursts 9611502SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::1 62471 # Per bank write bursts 9711502SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::2 52469 # Per bank write bursts 9811502SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::3 57006 # Per bank write bursts 9911502SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::4 52192 # Per bank write bursts 10011502SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::5 61065 # Per bank write bursts 10111502SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::6 52770 # Per bank write bursts 10211502SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::7 53841 # Per bank write bursts 10311502SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::8 49119 # Per bank write bursts 10411502SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::9 95933 # Per bank write bursts 10511502SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::10 50791 # Per bank write bursts 10611502SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::11 57135 # Per bank write bursts 10711502SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::12 57588 # Per bank write bursts 10811502SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::13 62036 # Per bank write bursts 10911502SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::14 54549 # Per bank write bursts 11011502SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::15 53658 # Per bank write bursts 11111502SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::0 70290 # Per bank write bursts 11211502SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::1 77699 # Per bank write bursts 11311502SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::2 70837 # Per bank write bursts 11411502SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::3 75524 # Per bank write bursts 11511502SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::4 70767 # Per bank write bursts 11611502SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::5 75365 # Per bank write bursts 11711502SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::6 70544 # Per bank write bursts 11811502SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::7 72537 # Per bank write bursts 11911502SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::8 71114 # Per bank write bursts 12011502SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::9 74364 # Per bank write bursts 12111502SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::10 70757 # Per bank write bursts 12211502SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::11 75591 # Per bank write bursts 12311502SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::12 74466 # Per bank write bursts 12411502SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::13 78806 # Per bank write bursts 12511502SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::14 73579 # Per bank write bursts 12611502SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::15 73411 # Per bank write bursts 12710515SN/Asystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 12811502SCurtis.Dunham@arm.comsystem.physmem.numWrRetry 43 # Number of times write queue was full causing retry 12911502SCurtis.Dunham@arm.comsystem.physmem.totGap 47522767065000 # Total gap between requests 13010515SN/Asystem.physmem.readPktSize::0 0 # Read request sizes (log2) 13110515SN/Asystem.physmem.readPktSize::1 0 # Read request sizes (log2) 13210515SN/Asystem.physmem.readPktSize::2 43195 # Read request sizes (log2) 13310827Sandreas.hansson@arm.comsystem.physmem.readPktSize::3 25 # Read request sizes (log2) 13410515SN/Asystem.physmem.readPktSize::4 5 # Read request sizes (log2) 13510515SN/Asystem.physmem.readPktSize::5 0 # Read request sizes (log2) 13611502SCurtis.Dunham@arm.comsystem.physmem.readPktSize::6 882169 # Read request sizes (log2) 13710515SN/Asystem.physmem.writePktSize::0 0 # Write request sizes (log2) 13810515SN/Asystem.physmem.writePktSize::1 0 # Write request sizes (log2) 13910515SN/Asystem.physmem.writePktSize::2 2 # Write request sizes (log2) 14010827Sandreas.hansson@arm.comsystem.physmem.writePktSize::3 2572 # Write request sizes (log2) 14110515SN/Asystem.physmem.writePktSize::4 0 # Write request sizes (log2) 14210515SN/Asystem.physmem.writePktSize::5 0 # Write request sizes (log2) 14311502SCurtis.Dunham@arm.comsystem.physmem.writePktSize::6 1175339 # Write request sizes (log2) 14411502SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::0 655692 # What read queue length does an incoming req see 14511502SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::1 79783 # What read queue length does an incoming req see 14611502SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::2 38713 # What read queue length does an incoming req see 14711502SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::3 33532 # What read queue length does an incoming req see 14811502SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::4 28749 # What read queue length does an incoming req see 14911502SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::5 25275 # What read queue length does an incoming req see 15011502SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::6 22122 # What read queue length does an incoming req see 15111502SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::7 17971 # What read queue length does an incoming req see 15211502SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::8 15915 # What read queue length does an incoming req see 15311502SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::9 2679 # What read queue length does an incoming req see 15411502SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::10 1375 # What read queue length does an incoming req see 15511502SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::11 894 # What read queue length does an incoming req see 15611502SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::12 696 # What read queue length does an incoming req see 15711502SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::13 480 # What read queue length does an incoming req see 15811502SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::14 338 # What read queue length does an incoming req see 15911502SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::15 279 # What read queue length does an incoming req see 16011502SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::16 203 # What read queue length does an incoming req see 16111502SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::17 169 # What read queue length does an incoming req see 16211502SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::18 82 # What read queue length does an incoming req see 16311502SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::19 59 # What read queue length does an incoming req see 16411502SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::20 2 # What read queue length does an incoming req see 16511502SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 16611201Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 16711201Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 16810628SN/Asystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 16910628SN/Asystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 17010515SN/Asystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 17110515SN/Asystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 17210515SN/Asystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 17310515SN/Asystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 17410515SN/Asystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 17510515SN/Asystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 17610515SN/Asystem.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see 17710515SN/Asystem.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see 17810515SN/Asystem.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see 17910515SN/Asystem.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see 18010515SN/Asystem.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see 18110515SN/Asystem.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see 18210515SN/Asystem.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see 18310515SN/Asystem.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 18410515SN/Asystem.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 18510515SN/Asystem.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 18610515SN/Asystem.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 18710515SN/Asystem.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 18810515SN/Asystem.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 18910515SN/Asystem.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 19010515SN/Asystem.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see 19111502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::15 31337 # What write queue length does an incoming req see 19211502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::16 39682 # What write queue length does an incoming req see 19311502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::17 50193 # What write queue length does an incoming req see 19411502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::18 56075 # What write queue length does an incoming req see 19511502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::19 61286 # What write queue length does an incoming req see 19611502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::20 64392 # What write queue length does an incoming req see 19711502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::21 67139 # What write queue length does an incoming req see 19811502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::22 68853 # What write queue length does an incoming req see 19911502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::23 71615 # What write queue length does an incoming req see 20011502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::24 71812 # What write queue length does an incoming req see 20111502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::25 75238 # What write queue length does an incoming req see 20211502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::26 77530 # What write queue length does an incoming req see 20311502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::27 73364 # What write queue length does an incoming req see 20411502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::28 73677 # What write queue length does an incoming req see 20511502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::29 78266 # What write queue length does an incoming req see 20611502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::30 71127 # What write queue length does an incoming req see 20711502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::31 65923 # What write queue length does an incoming req see 20811502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::32 63783 # What write queue length does an incoming req see 20911502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::33 2418 # What write queue length does an incoming req see 21011502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::34 1729 # What write queue length does an incoming req see 21111502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::35 1342 # What write queue length does an incoming req see 21211502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::36 960 # What write queue length does an incoming req see 21311502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::37 671 # What write queue length does an incoming req see 21411502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::38 613 # What write queue length does an incoming req see 21511502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::39 609 # What write queue length does an incoming req see 21611502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::40 406 # What write queue length does an incoming req see 21711502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::41 401 # What write queue length does an incoming req see 21811502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::42 451 # What write queue length does an incoming req see 21911502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::43 407 # What write queue length does an incoming req see 22011502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::44 408 # What write queue length does an incoming req see 22111502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::45 328 # What write queue length does an incoming req see 22211502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::46 398 # What write queue length does an incoming req see 22311502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::47 326 # What write queue length does an incoming req see 22411502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::48 274 # What write queue length does an incoming req see 22511502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::49 325 # What write queue length does an incoming req see 22611502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::50 269 # What write queue length does an incoming req see 22711502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::51 200 # What write queue length does an incoming req see 22811502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::52 213 # What write queue length does an incoming req see 22911502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::53 235 # What write queue length does an incoming req see 23011502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::54 212 # What write queue length does an incoming req see 23111502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::55 179 # What write queue length does an incoming req see 23211502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::56 176 # What write queue length does an incoming req see 23311502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::57 176 # What write queue length does an incoming req see 23411502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::58 119 # What write queue length does an incoming req see 23511502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::59 103 # What write queue length does an incoming req see 23611502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::60 99 # What write queue length does an incoming req see 23711502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::61 108 # What write queue length does an incoming req see 23811502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::62 79 # What write queue length does an incoming req see 23911502SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::63 126 # What write queue length does an incoming req see 24011502SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::samples 971842 # Bytes accessed per row activation 24111502SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::mean 138.337154 # Bytes accessed per row activation 24211502SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::gmean 95.235739 # Bytes accessed per row activation 24311502SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::stdev 185.809364 # Bytes accessed per row activation 24411502SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::0-127 667325 68.67% 68.67% # Bytes accessed per row activation 24511502SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::128-255 188611 19.41% 88.07% # Bytes accessed per row activation 24611502SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::256-383 42123 4.33% 92.41% # Bytes accessed per row activation 24711502SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::384-511 19056 1.96% 94.37% # Bytes accessed per row activation 24811502SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::512-639 13469 1.39% 95.75% # Bytes accessed per row activation 24911502SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::640-767 8562 0.88% 96.64% # Bytes accessed per row activation 25011502SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::768-895 6056 0.62% 97.26% # Bytes accessed per row activation 25111502SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::896-1023 5131 0.53% 97.79% # Bytes accessed per row activation 25211502SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::1024-1151 21509 2.21% 100.00% # Bytes accessed per row activation 25311502SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::total 971842 # Bytes accessed per row activation 25411502SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::samples 61007 # Reads before turning the bus around for writes 25511502SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::mean 15.162244 # Reads before turning the bus around for writes 25611502SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::stdev 130.580515 # Reads before turning the bus around for writes 25711502SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::0-1023 61004 100.00% 100.00% # Reads before turning the bus around for writes 25811374Ssteve.reinhardt@amd.comsystem.physmem.rdPerTurnAround::1024-2047 1 0.00% 100.00% # Reads before turning the bus around for writes 25911353Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::20480-21503 1 0.00% 100.00% # Reads before turning the bus around for writes 26011353Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::23552-24575 1 0.00% 100.00% # Reads before turning the bus around for writes 26111502SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::total 61007 # Reads before turning the bus around for writes 26211502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::samples 61007 # Writes before turning the bus around for reads 26311502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::mean 19.270756 # Writes before turning the bus around for reads 26411502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::gmean 18.528593 # Writes before turning the bus around for reads 26511502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::stdev 7.773323 # Writes before turning the bus around for reads 26611502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::16-19 49057 80.41% 80.41% # Writes before turning the bus around for reads 26711502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::20-23 4844 7.94% 88.35% # Writes before turning the bus around for reads 26811502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::24-27 2913 4.77% 93.13% # Writes before turning the bus around for reads 26911502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::28-31 1752 2.87% 96.00% # Writes before turning the bus around for reads 27011502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::32-35 961 1.58% 97.57% # Writes before turning the bus around for reads 27111502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::36-39 299 0.49% 98.06% # Writes before turning the bus around for reads 27211502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::40-43 177 0.29% 98.35% # Writes before turning the bus around for reads 27311502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::44-47 148 0.24% 98.60% # Writes before turning the bus around for reads 27411502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::48-51 74 0.12% 98.72% # Writes before turning the bus around for reads 27511502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::52-55 52 0.09% 98.80% # Writes before turning the bus around for reads 27611502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::56-59 27 0.04% 98.85% # Writes before turning the bus around for reads 27711502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::60-63 55 0.09% 98.94% # Writes before turning the bus around for reads 27811502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::64-67 405 0.66% 99.60% # Writes before turning the bus around for reads 27911502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::68-71 51 0.08% 99.69% # Writes before turning the bus around for reads 28011502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::72-75 50 0.08% 99.77% # Writes before turning the bus around for reads 28111502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::76-79 40 0.07% 99.83% # Writes before turning the bus around for reads 28211502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::80-83 25 0.04% 99.87% # Writes before turning the bus around for reads 28311502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::84-87 4 0.01% 99.88% # Writes before turning the bus around for reads 28411502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::88-91 4 0.01% 99.89% # Writes before turning the bus around for reads 28511502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::92-95 4 0.01% 99.89% # Writes before turning the bus around for reads 28611502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::96-99 2 0.00% 99.90% # Writes before turning the bus around for reads 28711502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::100-103 1 0.00% 99.90% # Writes before turning the bus around for reads 28811502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::104-107 4 0.01% 99.90% # Writes before turning the bus around for reads 28911502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::108-111 8 0.01% 99.92% # Writes before turning the bus around for reads 29011502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::112-115 1 0.00% 99.92% # Writes before turning the bus around for reads 29111502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::124-127 2 0.00% 99.92% # Writes before turning the bus around for reads 29211502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::128-131 16 0.03% 99.95% # Writes before turning the bus around for reads 29311502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::132-135 4 0.01% 99.96% # Writes before turning the bus around for reads 29411502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::140-143 7 0.01% 99.97% # Writes before turning the bus around for reads 29511502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::144-147 1 0.00% 99.97% # Writes before turning the bus around for reads 29611502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::148-151 3 0.00% 99.97% # Writes before turning the bus around for reads 29711502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::156-159 2 0.00% 99.98% # Writes before turning the bus around for reads 29811502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::160-163 8 0.01% 99.99% # Writes before turning the bus around for reads 29911502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::164-167 1 0.00% 99.99% # Writes before turning the bus around for reads 30011502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::172-175 1 0.00% 99.99% # Writes before turning the bus around for reads 30111502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::176-179 2 0.00% 100.00% # Writes before turning the bus around for reads 30211502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::188-191 1 0.00% 100.00% # Writes before turning the bus around for reads 30311502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::200-203 1 0.00% 100.00% # Writes before turning the bus around for reads 30411502SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::total 61007 # Writes before turning the bus around for reads 30511502SCurtis.Dunham@arm.comsystem.physmem.totQLat 29196891613 # Total ticks spent queuing 30611502SCurtis.Dunham@arm.comsystem.physmem.totMemAccLat 46540791613 # Total ticks spent from burst creation until serviced by the DRAM 30711502SCurtis.Dunham@arm.comsystem.physmem.totBusLat 4625040000 # Total ticks spent in databus transfers 30811502SCurtis.Dunham@arm.comsystem.physmem.avgQLat 31563.93 # Average queueing delay per DRAM burst 30910515SN/Asystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 31011502SCurtis.Dunham@arm.comsystem.physmem.avgMemAccLat 50313.93 # Average memory access latency per DRAM burst 31111502SCurtis.Dunham@arm.comsystem.physmem.avgRdBW 1.25 # Average DRAM read bandwidth in MiByte/s 31211502SCurtis.Dunham@arm.comsystem.physmem.avgWrBW 1.58 # Average achieved write bandwidth in MiByte/s 31311502SCurtis.Dunham@arm.comsystem.physmem.avgRdBWSys 1.19 # Average system read bandwidth in MiByte/s 31411502SCurtis.Dunham@arm.comsystem.physmem.avgWrBWSys 1.58 # Average system write bandwidth in MiByte/s 31510515SN/Asystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 31611374Ssteve.reinhardt@amd.comsystem.physmem.busUtil 0.02 # Data bus utilization in percentage 31711201Sandreas.hansson@arm.comsystem.physmem.busUtilRead 0.01 # Data bus utilization in percentage for reads 31810892Sandreas.hansson@arm.comsystem.physmem.busUtilWrite 0.01 # Data bus utilization in percentage for writes 31911502SCurtis.Dunham@arm.comsystem.physmem.avgRdQLen 1.14 # Average read queue length when enqueuing 32011502SCurtis.Dunham@arm.comsystem.physmem.avgWrQLen 24.93 # Average write queue length when enqueuing 32111502SCurtis.Dunham@arm.comsystem.physmem.readRowHits 690198 # Number of row buffer hits during reads 32211502SCurtis.Dunham@arm.comsystem.physmem.writeRowHits 438618 # Number of row buffer hits during writes 32311502SCurtis.Dunham@arm.comsystem.physmem.readRowHitRate 74.62 # Row buffer hit rate for reads 32411502SCurtis.Dunham@arm.comsystem.physmem.writeRowHitRate 37.31 # Row buffer hit rate for writes 32511502SCurtis.Dunham@arm.comsystem.physmem.avgGap 22594308.42 # Average gap between requests 32611502SCurtis.Dunham@arm.comsystem.physmem.pageHitRate 53.74 # Row buffer hit rate, read and write combined 32711502SCurtis.Dunham@arm.comsystem.physmem_0.actEnergy 3631876920 # Energy for activate commands per rank (pJ) 32811502SCurtis.Dunham@arm.comsystem.physmem_0.preEnergy 1981678875 # Energy for precharge commands per rank (pJ) 32911502SCurtis.Dunham@arm.comsystem.physmem_0.readEnergy 3464752200 # Energy for read commands per rank (pJ) 33011502SCurtis.Dunham@arm.comsystem.physmem_0.writeEnergy 3781488240 # Energy for write commands per rank (pJ) 33111502SCurtis.Dunham@arm.comsystem.physmem_0.refreshEnergy 3103956292320 # Energy for refresh commands per rank (pJ) 33211502SCurtis.Dunham@arm.comsystem.physmem_0.actBackEnergy 1186873055955 # Energy for active background per rank (pJ) 33311502SCurtis.Dunham@arm.comsystem.physmem_0.preBackEnergy 27472545160500 # Energy for precharge background per rank (pJ) 33411502SCurtis.Dunham@arm.comsystem.physmem_0.totalEnergy 31776234305010 # Total energy per rank (pJ) 33511502SCurtis.Dunham@arm.comsystem.physmem_0.averagePower 668.652826 # Core power per rank (mW) 33611502SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::IDLE 45702691627494 # Time in different power states 33711502SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::REF 1586889720000 # Time in different power states 33810628SN/Asystem.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states 33911502SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::ACT 233188460006 # Time in different power states 34010628SN/Asystem.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states 34111502SCurtis.Dunham@arm.comsystem.physmem_1.actEnergy 3715248600 # Energy for activate commands per rank (pJ) 34211502SCurtis.Dunham@arm.comsystem.physmem_1.preEnergy 2027169375 # Energy for precharge commands per rank (pJ) 34311502SCurtis.Dunham@arm.comsystem.physmem_1.readEnergy 3750271200 # Energy for read commands per rank (pJ) 34411502SCurtis.Dunham@arm.comsystem.physmem_1.writeEnergy 3836730240 # Energy for write commands per rank (pJ) 34511502SCurtis.Dunham@arm.comsystem.physmem_1.refreshEnergy 3103956292320 # Energy for refresh commands per rank (pJ) 34611502SCurtis.Dunham@arm.comsystem.physmem_1.actBackEnergy 1194406095015 # Energy for active background per rank (pJ) 34711502SCurtis.Dunham@arm.comsystem.physmem_1.preBackEnergy 27465937231500 # Energy for precharge background per rank (pJ) 34811502SCurtis.Dunham@arm.comsystem.physmem_1.totalEnergy 31777629038250 # Total energy per rank (pJ) 34911502SCurtis.Dunham@arm.comsystem.physmem_1.averagePower 668.682174 # Core power per rank (mW) 35011502SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::IDLE 45691606890492 # Time in different power states 35111502SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::REF 1586889720000 # Time in different power states 35210628SN/Asystem.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states 35311502SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::ACT 244273354008 # Time in different power states 35410628SN/Asystem.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states 35510515SN/Asystem.realview.nvmem.bytes_read::cpu0.inst 96 # Number of bytes read from this memory 35610515SN/Asystem.realview.nvmem.bytes_read::cpu0.data 36 # Number of bytes read from this memory 35710515SN/Asystem.realview.nvmem.bytes_read::cpu1.inst 64 # Number of bytes read from this memory 35810515SN/Asystem.realview.nvmem.bytes_read::cpu1.data 8 # Number of bytes read from this memory 35910515SN/Asystem.realview.nvmem.bytes_read::total 204 # Number of bytes read from this memory 36010515SN/Asystem.realview.nvmem.bytes_inst_read::cpu0.inst 96 # Number of instructions bytes read from this memory 36110515SN/Asystem.realview.nvmem.bytes_inst_read::cpu1.inst 64 # Number of instructions bytes read from this memory 36210515SN/Asystem.realview.nvmem.bytes_inst_read::total 160 # Number of instructions bytes read from this memory 36310515SN/Asystem.realview.nvmem.num_reads::cpu0.inst 24 # Number of read requests responded to by this memory 36410515SN/Asystem.realview.nvmem.num_reads::cpu0.data 5 # Number of read requests responded to by this memory 36510515SN/Asystem.realview.nvmem.num_reads::cpu1.inst 16 # Number of read requests responded to by this memory 36610515SN/Asystem.realview.nvmem.num_reads::cpu1.data 1 # Number of read requests responded to by this memory 36710515SN/Asystem.realview.nvmem.num_reads::total 46 # Number of read requests responded to by this memory 36810515SN/Asystem.realview.nvmem.bw_read::cpu0.inst 2 # Total read bandwidth from this memory (bytes/s) 36910515SN/Asystem.realview.nvmem.bw_read::cpu0.data 1 # Total read bandwidth from this memory (bytes/s) 37010515SN/Asystem.realview.nvmem.bw_read::cpu1.inst 1 # Total read bandwidth from this memory (bytes/s) 37110515SN/Asystem.realview.nvmem.bw_read::cpu1.data 0 # Total read bandwidth from this memory (bytes/s) 37210515SN/Asystem.realview.nvmem.bw_read::total 4 # Total read bandwidth from this memory (bytes/s) 37310515SN/Asystem.realview.nvmem.bw_inst_read::cpu0.inst 2 # Instruction read bandwidth from this memory (bytes/s) 37410515SN/Asystem.realview.nvmem.bw_inst_read::cpu1.inst 1 # Instruction read bandwidth from this memory (bytes/s) 37510515SN/Asystem.realview.nvmem.bw_inst_read::total 3 # Instruction read bandwidth from this memory (bytes/s) 37610515SN/Asystem.realview.nvmem.bw_total::cpu0.inst 2 # Total bandwidth to/from this memory (bytes/s) 37710515SN/Asystem.realview.nvmem.bw_total::cpu0.data 1 # Total bandwidth to/from this memory (bytes/s) 37810515SN/Asystem.realview.nvmem.bw_total::cpu1.inst 1 # Total bandwidth to/from this memory (bytes/s) 37910515SN/Asystem.realview.nvmem.bw_total::cpu1.data 0 # Total bandwidth to/from this memory (bytes/s) 38010515SN/Asystem.realview.nvmem.bw_total::total 4 # Total bandwidth to/from this memory (bytes/s) 38110535SN/Asystem.cf0.dma_read_full_pages 122 # Number of full page size DMA reads (not PRD). 38210535SN/Asystem.cf0.dma_read_bytes 499712 # Number of bytes transfered via DMA reads (not PRD). 38310535SN/Asystem.cf0.dma_read_txs 122 # Number of DMA read transactions (not PRD). 38411353Sandreas.hansson@arm.comsystem.cf0.dma_write_full_pages 1667 # Number of full page size DMA writes. 38511353Sandreas.hansson@arm.comsystem.cf0.dma_write_bytes 6830592 # Number of bytes transfered via DMA writes. 38611353Sandreas.hansson@arm.comsystem.cf0.dma_write_txs 1670 # Number of DMA write transactions. 38710515SN/Asystem.cpu_clk_domain.clock 500 # Clock period in ticks 38810628SN/Asystem.cpu0.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 38910628SN/Asystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 39010628SN/Asystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 39110628SN/Asystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 39210628SN/Asystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 39310628SN/Asystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 39410628SN/Asystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 39510628SN/Asystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 39610535SN/Asystem.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 39710535SN/Asystem.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 39810535SN/Asystem.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 39910535SN/Asystem.cpu0.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 40010535SN/Asystem.cpu0.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 40110535SN/Asystem.cpu0.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 40210535SN/Asystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 40310535SN/Asystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 40410535SN/Asystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 40510535SN/Asystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 40610535SN/Asystem.cpu0.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 40710535SN/Asystem.cpu0.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 40810535SN/Asystem.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 40910535SN/Asystem.cpu0.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 41010535SN/Asystem.cpu0.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 41110535SN/Asystem.cpu0.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 41210535SN/Asystem.cpu0.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 41310535SN/Asystem.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 41410535SN/Asystem.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 41510535SN/Asystem.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 41610535SN/Asystem.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 41711502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walks 111522 # Table walker walks requested 41811502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walksLong 111522 # Table walker walks initiated with long descriptors 41911502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walksLongTerminationLevel::Level2 12043 # Level at which table walker walks with long descriptors terminate 42011502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walksLongTerminationLevel::Level3 84023 # Level at which table walker walks with long descriptors terminate 42111502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walksSquashedBefore 24 # Table walks squashed before starting 42211502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkWaitTime::samples 111498 # Table walker wait (enqueue to first request) latency 42311502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkWaitTime::mean 0.224219 # Table walker wait (enqueue to first request) latency 42411502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkWaitTime::stdev 74.869765 # Table walker wait (enqueue to first request) latency 42511502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkWaitTime::0-2047 111497 100.00% 100.00% # Table walker wait (enqueue to first request) latency 42611201Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkWaitTime::24576-26623 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency 42711502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkWaitTime::total 111498 # Table walker wait (enqueue to first request) latency 42811502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::samples 96090 # Table walker service (enqueue to completion) latency 42911502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::mean 22204.527006 # Table walker service (enqueue to completion) latency 43011502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::gmean 20954.891968 # Table walker service (enqueue to completion) latency 43111502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::stdev 12694.708371 # Table walker service (enqueue to completion) latency 43211502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::0-32767 91679 95.41% 95.41% # Table walker service (enqueue to completion) latency 43311502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::32768-65535 3478 3.62% 99.03% # Table walker service (enqueue to completion) latency 43411502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::65536-98303 141 0.15% 99.18% # Table walker service (enqueue to completion) latency 43511502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::98304-131071 658 0.68% 99.86% # Table walker service (enqueue to completion) latency 43611502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::131072-163839 17 0.02% 99.88% # Table walker service (enqueue to completion) latency 43711502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::163840-196607 14 0.01% 99.89% # Table walker service (enqueue to completion) latency 43811502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::196608-229375 32 0.03% 99.93% # Table walker service (enqueue to completion) latency 43911502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::229376-262143 16 0.02% 99.94% # Table walker service (enqueue to completion) latency 44011502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::262144-294911 20 0.02% 99.96% # Table walker service (enqueue to completion) latency 44111502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::294912-327679 23 0.02% 99.99% # Table walker service (enqueue to completion) latency 44211502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::327680-360447 2 0.00% 99.99% # Table walker service (enqueue to completion) latency 44311502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::360448-393215 4 0.00% 99.99% # Table walker service (enqueue to completion) latency 44411502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::393216-425983 4 0.00% 100.00% # Table walker service (enqueue to completion) latency 44511502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::425984-458751 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 44611502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::458752-491519 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 44711502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::total 96090 # Table walker service (enqueue to completion) latency 44811502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walksPending::samples 2194735056 # Table walker pending requests distribution 44911502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walksPending::mean 1.089935 # Table walker pending requests distribution 45011502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walksPending::0 -197382796 -8.99% -8.99% # Table walker pending requests distribution 45111502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walksPending::1 2392117852 108.99% 100.00% # Table walker pending requests distribution 45211502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walksPending::total 2194735056 # Table walker pending requests distribution 45311502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkPageSizes::4K 84024 87.46% 87.46% # Table walker page sizes translated 45411502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkPageSizes::2M 12043 12.54% 100.00% # Table walker page sizes translated 45511502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkPageSizes::total 96067 # Table walker page sizes translated 45611502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Requested::Data 111522 # Table walker requests started/completed, data/inst 45710628SN/Asystem.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 45811502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Requested::total 111522 # Table walker requests started/completed, data/inst 45911502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Completed::Data 96067 # Table walker requests started/completed, data/inst 46010628SN/Asystem.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 46111502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Completed::total 96067 # Table walker requests started/completed, data/inst 46211502SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin::total 207589 # Table walker requests started/completed, data/inst 46310535SN/Asystem.cpu0.dtb.inst_hits 0 # ITB inst hits 46410535SN/Asystem.cpu0.dtb.inst_misses 0 # ITB inst misses 46511502SCurtis.Dunham@arm.comsystem.cpu0.dtb.read_hits 86856517 # DTB read hits 46611502SCurtis.Dunham@arm.comsystem.cpu0.dtb.read_misses 84644 # DTB read misses 46711502SCurtis.Dunham@arm.comsystem.cpu0.dtb.write_hits 78666499 # DTB write hits 46811502SCurtis.Dunham@arm.comsystem.cpu0.dtb.write_misses 26878 # DTB write misses 46910535SN/Asystem.cpu0.dtb.flush_tlb 14 # Number of times complete TLB was flushed 47010535SN/Asystem.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 47111502SCurtis.Dunham@arm.comsystem.cpu0.dtb.flush_tlb_mva_asid 41069 # Number of times TLB was flushed by MVA & ASID 47211502SCurtis.Dunham@arm.comsystem.cpu0.dtb.flush_tlb_asid 1040 # Number of times TLB was flushed by ASID 47311502SCurtis.Dunham@arm.comsystem.cpu0.dtb.flush_entries 37476 # Number of entries that have been flushed from TLB 47410535SN/Asystem.cpu0.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 47511502SCurtis.Dunham@arm.comsystem.cpu0.dtb.prefetch_faults 4693 # Number of TLB faults due to prefetch 47610535SN/Asystem.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 47711502SCurtis.Dunham@arm.comsystem.cpu0.dtb.perms_faults 9143 # Number of TLB faults due to permissions restrictions 47811502SCurtis.Dunham@arm.comsystem.cpu0.dtb.read_accesses 86941161 # DTB read accesses 47911502SCurtis.Dunham@arm.comsystem.cpu0.dtb.write_accesses 78693377 # DTB write accesses 48010535SN/Asystem.cpu0.dtb.inst_accesses 0 # ITB inst accesses 48111502SCurtis.Dunham@arm.comsystem.cpu0.dtb.hits 165523016 # DTB hits 48211502SCurtis.Dunham@arm.comsystem.cpu0.dtb.misses 111522 # DTB misses 48311502SCurtis.Dunham@arm.comsystem.cpu0.dtb.accesses 165634538 # DTB accesses 48410628SN/Asystem.cpu0.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 48510628SN/Asystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 48610628SN/Asystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 48710628SN/Asystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 48810628SN/Asystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 48910628SN/Asystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 49010628SN/Asystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 49110628SN/Asystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 49210535SN/Asystem.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 49310535SN/Asystem.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 49410535SN/Asystem.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 49510535SN/Asystem.cpu0.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 49610535SN/Asystem.cpu0.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 49710535SN/Asystem.cpu0.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 49810535SN/Asystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 49910535SN/Asystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 50010535SN/Asystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 50110535SN/Asystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 50210535SN/Asystem.cpu0.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 50310535SN/Asystem.cpu0.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 50410535SN/Asystem.cpu0.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 50510535SN/Asystem.cpu0.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 50610535SN/Asystem.cpu0.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 50710535SN/Asystem.cpu0.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 50810535SN/Asystem.cpu0.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 50910535SN/Asystem.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 51010535SN/Asystem.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits 51110535SN/Asystem.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses 51210535SN/Asystem.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 51311502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walks 57441 # Table walker walks requested 51411502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walksLong 57441 # Table walker walks initiated with long descriptors 51511502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walksLongTerminationLevel::Level2 633 # Level at which table walker walks with long descriptors terminate 51611502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walksLongTerminationLevel::Level3 51280 # Level at which table walker walks with long descriptors terminate 51711502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkWaitTime::samples 57441 # Table walker wait (enqueue to first request) latency 51811502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkWaitTime::0 57441 100.00% 100.00% # Table walker wait (enqueue to first request) latency 51911502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkWaitTime::total 57441 # Table walker wait (enqueue to first request) latency 52011502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkCompletionTime::samples 51913 # Table walker service (enqueue to completion) latency 52111502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkCompletionTime::mean 24992.593377 # Table walker service (enqueue to completion) latency 52211502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkCompletionTime::gmean 23133.831517 # Table walker service (enqueue to completion) latency 52311502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkCompletionTime::stdev 17289.167601 # Table walker service (enqueue to completion) latency 52411502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkCompletionTime::0-65535 50947 98.14% 98.14% # Table walker service (enqueue to completion) latency 52511502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkCompletionTime::65536-131071 829 1.60% 99.74% # Table walker service (enqueue to completion) latency 52611502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkCompletionTime::131072-196607 33 0.06% 99.80% # Table walker service (enqueue to completion) latency 52711502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkCompletionTime::196608-262143 47 0.09% 99.89% # Table walker service (enqueue to completion) latency 52811502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkCompletionTime::262144-327679 45 0.09% 99.98% # Table walker service (enqueue to completion) latency 52911502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkCompletionTime::327680-393215 7 0.01% 99.99% # Table walker service (enqueue to completion) latency 53011502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkCompletionTime::393216-458751 2 0.00% 99.99% # Table walker service (enqueue to completion) latency 53111502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkCompletionTime::458752-524287 2 0.00% 100.00% # Table walker service (enqueue to completion) latency 53211374Ssteve.reinhardt@amd.comsystem.cpu0.itb.walker.walkCompletionTime::524288-589823 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 53311502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkCompletionTime::total 51913 # Table walker service (enqueue to completion) latency 53411502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walksPending::samples -282313796 # Table walker pending requests distribution 53511502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walksPending::0 -282313796 100.00% 100.00% # Table walker pending requests distribution 53611502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walksPending::total -282313796 # Table walker pending requests distribution 53711502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkPageSizes::4K 51280 98.78% 98.78% # Table walker page sizes translated 53811502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkPageSizes::2M 633 1.22% 100.00% # Table walker page sizes translated 53911502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkPageSizes::total 51913 # Table walker page sizes translated 54010628SN/Asystem.cpu0.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 54111502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Requested::Inst 57441 # Table walker requests started/completed, data/inst 54211502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Requested::total 57441 # Table walker requests started/completed, data/inst 54310628SN/Asystem.cpu0.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 54411502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Completed::Inst 51913 # Table walker requests started/completed, data/inst 54511502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Completed::total 51913 # Table walker requests started/completed, data/inst 54611502SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkRequestOrigin::total 109354 # Table walker requests started/completed, data/inst 54711502SCurtis.Dunham@arm.comsystem.cpu0.itb.inst_hits 461199865 # ITB inst hits 54811502SCurtis.Dunham@arm.comsystem.cpu0.itb.inst_misses 57441 # ITB inst misses 54910535SN/Asystem.cpu0.itb.read_hits 0 # DTB read hits 55010535SN/Asystem.cpu0.itb.read_misses 0 # DTB read misses 55110535SN/Asystem.cpu0.itb.write_hits 0 # DTB write hits 55210535SN/Asystem.cpu0.itb.write_misses 0 # DTB write misses 55310535SN/Asystem.cpu0.itb.flush_tlb 14 # Number of times complete TLB was flushed 55410535SN/Asystem.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 55511502SCurtis.Dunham@arm.comsystem.cpu0.itb.flush_tlb_mva_asid 41069 # Number of times TLB was flushed by MVA & ASID 55611502SCurtis.Dunham@arm.comsystem.cpu0.itb.flush_tlb_asid 1040 # Number of times TLB was flushed by ASID 55711502SCurtis.Dunham@arm.comsystem.cpu0.itb.flush_entries 26626 # Number of entries that have been flushed from TLB 55810535SN/Asystem.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 55910535SN/Asystem.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 56010535SN/Asystem.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 56110535SN/Asystem.cpu0.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 56210535SN/Asystem.cpu0.itb.read_accesses 0 # DTB read accesses 56310535SN/Asystem.cpu0.itb.write_accesses 0 # DTB write accesses 56411502SCurtis.Dunham@arm.comsystem.cpu0.itb.inst_accesses 461257306 # ITB inst accesses 56511502SCurtis.Dunham@arm.comsystem.cpu0.itb.hits 461199865 # DTB hits 56611502SCurtis.Dunham@arm.comsystem.cpu0.itb.misses 57441 # DTB misses 56711502SCurtis.Dunham@arm.comsystem.cpu0.itb.accesses 461257306 # DTB accesses 56811502SCurtis.Dunham@arm.comsystem.cpu0.numCycles 95045540829 # number of cpu cycles simulated 56910535SN/Asystem.cpu0.numWorkItemsStarted 0 # number of work items this cpu started 57010535SN/Asystem.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed 57111167Sjthestness@gmail.comsystem.cpu0.kern.inst.arm 0 # number of arm instructions executed 57211502SCurtis.Dunham@arm.comsystem.cpu0.kern.inst.quiesce 13927 # number of quiesce instructions executed 57311502SCurtis.Dunham@arm.comsystem.cpu0.committedInsts 460929213 # Number of instructions committed 57411502SCurtis.Dunham@arm.comsystem.cpu0.committedOps 541179982 # Number of ops (including micro ops) committed 57511502SCurtis.Dunham@arm.comsystem.cpu0.num_int_alu_accesses 497492129 # Number of integer alu accesses 57611502SCurtis.Dunham@arm.comsystem.cpu0.num_fp_alu_accesses 434558 # Number of float alu accesses 57711502SCurtis.Dunham@arm.comsystem.cpu0.num_func_calls 27781850 # number of times a function call or return occured 57811502SCurtis.Dunham@arm.comsystem.cpu0.num_conditional_control_insts 69589132 # number of instructions that are conditional controls 57911502SCurtis.Dunham@arm.comsystem.cpu0.num_int_insts 497492129 # number of integer instructions 58011502SCurtis.Dunham@arm.comsystem.cpu0.num_fp_insts 434558 # number of float instructions 58111502SCurtis.Dunham@arm.comsystem.cpu0.num_int_register_reads 719293830 # number of times the integer registers were read 58211502SCurtis.Dunham@arm.comsystem.cpu0.num_int_register_writes 394367415 # number of times the integer registers were written 58311502SCurtis.Dunham@arm.comsystem.cpu0.num_fp_register_reads 718787 # number of times the floating registers were read 58411502SCurtis.Dunham@arm.comsystem.cpu0.num_fp_register_writes 331792 # number of times the floating registers were written 58511502SCurtis.Dunham@arm.comsystem.cpu0.num_cc_register_reads 119457726 # number of times the CC registers were read 58611502SCurtis.Dunham@arm.comsystem.cpu0.num_cc_register_writes 119087316 # number of times the CC registers were written 58711502SCurtis.Dunham@arm.comsystem.cpu0.num_mem_refs 165514046 # number of memory refs 58811502SCurtis.Dunham@arm.comsystem.cpu0.num_load_insts 86852092 # Number of load instructions 58911502SCurtis.Dunham@arm.comsystem.cpu0.num_store_insts 78661954 # Number of store instructions 59011502SCurtis.Dunham@arm.comsystem.cpu0.num_idle_cycles 93905101360.384018 # Number of idle cycles 59111502SCurtis.Dunham@arm.comsystem.cpu0.num_busy_cycles 1140439468.615976 # Number of busy cycles 59211502SCurtis.Dunham@arm.comsystem.cpu0.not_idle_fraction 0.011999 # Percentage of non-idle cycles 59311502SCurtis.Dunham@arm.comsystem.cpu0.idle_fraction 0.988001 # Percentage of idle cycles 59411502SCurtis.Dunham@arm.comsystem.cpu0.Branches 102755128 # Number of branches fetched 59511374Ssteve.reinhardt@amd.comsystem.cpu0.op_class::No_OpClass 1 0.00% 0.00% # Class of executed instruction 59611502SCurtis.Dunham@arm.comsystem.cpu0.op_class::IntAlu 374676211 69.19% 69.19% # Class of executed instruction 59711502SCurtis.Dunham@arm.comsystem.cpu0.op_class::IntMult 1194745 0.22% 69.41% # Class of executed instruction 59811502SCurtis.Dunham@arm.comsystem.cpu0.op_class::IntDiv 63344 0.01% 69.43% # Class of executed instruction 59911502SCurtis.Dunham@arm.comsystem.cpu0.op_class::FloatAdd 0 0.00% 69.43% # Class of executed instruction 60011502SCurtis.Dunham@arm.comsystem.cpu0.op_class::FloatCmp 0 0.00% 69.43% # Class of executed instruction 60111502SCurtis.Dunham@arm.comsystem.cpu0.op_class::FloatCvt 0 0.00% 69.43% # Class of executed instruction 60211502SCurtis.Dunham@arm.comsystem.cpu0.op_class::FloatMult 0 0.00% 69.43% # Class of executed instruction 60311502SCurtis.Dunham@arm.comsystem.cpu0.op_class::FloatDiv 0 0.00% 69.43% # Class of executed instruction 60411502SCurtis.Dunham@arm.comsystem.cpu0.op_class::FloatSqrt 0 0.00% 69.43% # Class of executed instruction 60511502SCurtis.Dunham@arm.comsystem.cpu0.op_class::SimdAdd 0 0.00% 69.43% # Class of executed instruction 60611502SCurtis.Dunham@arm.comsystem.cpu0.op_class::SimdAddAcc 0 0.00% 69.43% # Class of executed instruction 60711502SCurtis.Dunham@arm.comsystem.cpu0.op_class::SimdAlu 0 0.00% 69.43% # Class of executed instruction 60811502SCurtis.Dunham@arm.comsystem.cpu0.op_class::SimdCmp 0 0.00% 69.43% # Class of executed instruction 60911502SCurtis.Dunham@arm.comsystem.cpu0.op_class::SimdCvt 0 0.00% 69.43% # Class of executed instruction 61011502SCurtis.Dunham@arm.comsystem.cpu0.op_class::SimdMisc 0 0.00% 69.43% # Class of executed instruction 61111502SCurtis.Dunham@arm.comsystem.cpu0.op_class::SimdMult 0 0.00% 69.43% # Class of executed instruction 61211502SCurtis.Dunham@arm.comsystem.cpu0.op_class::SimdMultAcc 0 0.00% 69.43% # Class of executed instruction 61311502SCurtis.Dunham@arm.comsystem.cpu0.op_class::SimdShift 0 0.00% 69.43% # Class of executed instruction 61411502SCurtis.Dunham@arm.comsystem.cpu0.op_class::SimdShiftAcc 0 0.00% 69.43% # Class of executed instruction 61511502SCurtis.Dunham@arm.comsystem.cpu0.op_class::SimdSqrt 0 0.00% 69.43% # Class of executed instruction 61611502SCurtis.Dunham@arm.comsystem.cpu0.op_class::SimdFloatAdd 0 0.00% 69.43% # Class of executed instruction 61711502SCurtis.Dunham@arm.comsystem.cpu0.op_class::SimdFloatAlu 0 0.00% 69.43% # Class of executed instruction 61811502SCurtis.Dunham@arm.comsystem.cpu0.op_class::SimdFloatCmp 0 0.00% 69.43% # Class of executed instruction 61911502SCurtis.Dunham@arm.comsystem.cpu0.op_class::SimdFloatCvt 0 0.00% 69.43% # Class of executed instruction 62011502SCurtis.Dunham@arm.comsystem.cpu0.op_class::SimdFloatDiv 0 0.00% 69.43% # Class of executed instruction 62111502SCurtis.Dunham@arm.comsystem.cpu0.op_class::SimdFloatMisc 45411 0.01% 69.43% # Class of executed instruction 62211502SCurtis.Dunham@arm.comsystem.cpu0.op_class::SimdFloatMult 0 0.00% 69.43% # Class of executed instruction 62311502SCurtis.Dunham@arm.comsystem.cpu0.op_class::SimdFloatMultAcc 0 0.00% 69.43% # Class of executed instruction 62411502SCurtis.Dunham@arm.comsystem.cpu0.op_class::SimdFloatSqrt 0 0.00% 69.43% # Class of executed instruction 62511502SCurtis.Dunham@arm.comsystem.cpu0.op_class::MemRead 86852092 16.04% 85.47% # Class of executed instruction 62611502SCurtis.Dunham@arm.comsystem.cpu0.op_class::MemWrite 78661954 14.53% 100.00% # Class of executed instruction 62710535SN/Asystem.cpu0.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction 62810535SN/Asystem.cpu0.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction 62911502SCurtis.Dunham@arm.comsystem.cpu0.op_class::total 541493758 # Class of executed instruction 63011502SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.replacements 5689621 # number of replacements 63111502SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.tagsinuse 508.423656 # Cycle average of tags in use 63211502SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.total_refs 159582136 # Total number of references to valid blocks. 63311502SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.sampled_refs 5690133 # Sample count of references to valid blocks. 63411502SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.avg_refs 28.045414 # Average number of references to valid blocks. 63511502SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.warmup_cycle 4031081000 # Cycle when the warmup percentage was hit. 63611502SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.occ_blocks::cpu0.data 508.423656 # Average occupied blocks per requestor 63711502SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.occ_percent::cpu0.data 0.993015 # Average percentage of cache occupancy 63811502SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.occ_percent::total 0.993015 # Average percentage of cache occupancy 63911374Ssteve.reinhardt@amd.comsystem.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 64011502SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::0 73 # Occupied blocks per task id 64111502SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::1 404 # Occupied blocks per task id 64211502SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::2 35 # Occupied blocks per task id 64311374Ssteve.reinhardt@amd.comsystem.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 64411502SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.tag_accesses 336711039 # Number of tag accesses 64511502SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.data_accesses 336711039 # Number of data accesses 64611502SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_hits::cpu0.data 80892970 # number of ReadReq hits 64711502SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_hits::total 80892970 # number of ReadReq hits 64811502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_hits::cpu0.data 74279623 # number of WriteReq hits 64911502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_hits::total 74279623 # number of WriteReq hits 65011502SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_hits::cpu0.data 199389 # number of SoftPFReq hits 65111502SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_hits::total 199389 # number of SoftPFReq hits 65211502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_hits::cpu0.data 162229 # number of WriteLineReq hits 65311502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_hits::total 162229 # number of WriteLineReq hits 65411502SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_hits::cpu0.data 1824290 # number of LoadLockedReq hits 65511502SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_hits::total 1824290 # number of LoadLockedReq hits 65611502SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_hits::cpu0.data 1791894 # number of StoreCondReq hits 65711502SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_hits::total 1791894 # number of StoreCondReq hits 65811502SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_hits::cpu0.data 155334822 # number of demand (read+write) hits 65911502SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_hits::total 155334822 # number of demand (read+write) hits 66011502SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_hits::cpu0.data 155534211 # number of overall hits 66111502SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_hits::total 155534211 # number of overall hits 66211502SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_misses::cpu0.data 3104051 # number of ReadReq misses 66311502SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_misses::total 3104051 # number of ReadReq misses 66411502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_misses::cpu0.data 1401631 # number of WriteReq misses 66511502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_misses::total 1401631 # number of WriteReq misses 66611502SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_misses::cpu0.data 634089 # number of SoftPFReq misses 66711502SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_misses::total 634089 # number of SoftPFReq misses 66811502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_misses::cpu0.data 792659 # number of WriteLineReq misses 66911502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_misses::total 792659 # number of WriteLineReq misses 67011502SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_misses::cpu0.data 174131 # number of LoadLockedReq misses 67111502SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_misses::total 174131 # number of LoadLockedReq misses 67211502SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_misses::cpu0.data 205146 # number of StoreCondReq misses 67311502SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_misses::total 205146 # number of StoreCondReq misses 67411502SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_misses::cpu0.data 5298341 # number of demand (read+write) misses 67511502SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_misses::total 5298341 # number of demand (read+write) misses 67611502SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_misses::cpu0.data 5932430 # number of overall misses 67711502SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_misses::total 5932430 # number of overall misses 67811502SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_miss_latency::cpu0.data 46355544000 # number of ReadReq miss cycles 67911502SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_miss_latency::total 46355544000 # number of ReadReq miss cycles 68011502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_miss_latency::cpu0.data 29179707500 # number of WriteReq miss cycles 68111502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_miss_latency::total 29179707500 # number of WriteReq miss cycles 68211502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_miss_latency::cpu0.data 25804948000 # number of WriteLineReq miss cycles 68311502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_miss_latency::total 25804948000 # number of WriteLineReq miss cycles 68411502SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 2634324500 # number of LoadLockedReq miss cycles 68511502SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_latency::total 2634324500 # number of LoadLockedReq miss cycles 68611502SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 5093103500 # number of StoreCondReq miss cycles 68711502SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_miss_latency::total 5093103500 # number of StoreCondReq miss cycles 68811502SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data 3129500 # number of StoreCondFailReq miss cycles 68911502SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondFailReq_miss_latency::total 3129500 # number of StoreCondFailReq miss cycles 69011502SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_miss_latency::cpu0.data 101340199500 # number of demand (read+write) miss cycles 69111502SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_miss_latency::total 101340199500 # number of demand (read+write) miss cycles 69211502SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_miss_latency::cpu0.data 101340199500 # number of overall miss cycles 69311502SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_miss_latency::total 101340199500 # number of overall miss cycles 69411502SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_accesses::cpu0.data 83997021 # number of ReadReq accesses(hits+misses) 69511502SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_accesses::total 83997021 # number of ReadReq accesses(hits+misses) 69611502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_accesses::cpu0.data 75681254 # number of WriteReq accesses(hits+misses) 69711502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_accesses::total 75681254 # number of WriteReq accesses(hits+misses) 69811502SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_accesses::cpu0.data 833478 # number of SoftPFReq accesses(hits+misses) 69911502SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_accesses::total 833478 # number of SoftPFReq accesses(hits+misses) 70011502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_accesses::cpu0.data 954888 # number of WriteLineReq accesses(hits+misses) 70111502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_accesses::total 954888 # number of WriteLineReq accesses(hits+misses) 70211502SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 1998421 # number of LoadLockedReq accesses(hits+misses) 70311502SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_accesses::total 1998421 # number of LoadLockedReq accesses(hits+misses) 70411502SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_accesses::cpu0.data 1997040 # number of StoreCondReq accesses(hits+misses) 70511502SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_accesses::total 1997040 # number of StoreCondReq accesses(hits+misses) 70611502SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_accesses::cpu0.data 160633163 # number of demand (read+write) accesses 70711502SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_accesses::total 160633163 # number of demand (read+write) accesses 70811502SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_accesses::cpu0.data 161466641 # number of overall (read+write) accesses 70911502SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_accesses::total 161466641 # number of overall (read+write) accesses 71011502SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.036954 # miss rate for ReadReq accesses 71111502SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_miss_rate::total 0.036954 # miss rate for ReadReq accesses 71211502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.018520 # miss rate for WriteReq accesses 71311502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_miss_rate::total 0.018520 # miss rate for WriteReq accesses 71411502SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.760775 # miss rate for SoftPFReq accesses 71511502SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_miss_rate::total 0.760775 # miss rate for SoftPFReq accesses 71611502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_miss_rate::cpu0.data 0.830107 # miss rate for WriteLineReq accesses 71711502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_miss_rate::total 0.830107 # miss rate for WriteLineReq accesses 71811502SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.087134 # miss rate for LoadLockedReq accesses 71911502SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_rate::total 0.087134 # miss rate for LoadLockedReq accesses 72011502SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.102725 # miss rate for StoreCondReq accesses 72111502SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_miss_rate::total 0.102725 # miss rate for StoreCondReq accesses 72211502SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_miss_rate::cpu0.data 0.032984 # miss rate for demand accesses 72311502SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_miss_rate::total 0.032984 # miss rate for demand accesses 72411502SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_miss_rate::cpu0.data 0.036741 # miss rate for overall accesses 72511502SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_miss_rate::total 0.036741 # miss rate for overall accesses 72611502SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14933.886073 # average ReadReq miss latency 72711502SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_avg_miss_latency::total 14933.886073 # average ReadReq miss latency 72811502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 20818.394784 # average WriteReq miss latency 72911502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_avg_miss_latency::total 20818.394784 # average WriteReq miss latency 73011502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu0.data 32554.917058 # average WriteLineReq miss latency 73111502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_avg_miss_latency::total 32554.917058 # average WriteLineReq miss latency 73211502SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 15128.406200 # average LoadLockedReq miss latency 73311502SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15128.406200 # average LoadLockedReq miss latency 73411502SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 24826.725844 # average StoreCondReq miss latency 73511502SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_avg_miss_latency::total 24826.725844 # average StoreCondReq miss latency 73610535SN/Asystem.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data inf # average StoreCondFailReq miss latency 73710535SN/Asystem.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency 73811502SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_avg_miss_latency::cpu0.data 19126.779401 # average overall miss latency 73911502SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_avg_miss_latency::total 19126.779401 # average overall miss latency 74011502SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_avg_miss_latency::cpu0.data 17082.409653 # average overall miss latency 74111502SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_avg_miss_latency::total 17082.409653 # average overall miss latency 74210535SN/Asystem.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 74310535SN/Asystem.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 74410535SN/Asystem.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 74510535SN/Asystem.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked 74610535SN/Asystem.cpu0.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 74710535SN/Asystem.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 74811502SCurtis.Dunham@arm.comsystem.cpu0.dcache.writebacks::writebacks 5689621 # number of writebacks 74911502SCurtis.Dunham@arm.comsystem.cpu0.dcache.writebacks::total 5689621 # number of writebacks 75011502SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 25484 # number of ReadReq MSHR hits 75111502SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_mshr_hits::total 25484 # number of ReadReq MSHR hits 75211502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 21272 # number of WriteReq MSHR hits 75311502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_mshr_hits::total 21272 # number of WriteReq MSHR hits 75411502SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 45280 # number of LoadLockedReq MSHR hits 75511502SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_hits::total 45280 # number of LoadLockedReq MSHR hits 75611502SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_mshr_hits::cpu0.data 46756 # number of demand (read+write) MSHR hits 75711502SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_mshr_hits::total 46756 # number of demand (read+write) MSHR hits 75811502SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_mshr_hits::cpu0.data 46756 # number of overall MSHR hits 75911502SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_mshr_hits::total 46756 # number of overall MSHR hits 76011502SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 3078567 # number of ReadReq MSHR misses 76111502SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_mshr_misses::total 3078567 # number of ReadReq MSHR misses 76211502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 1380359 # number of WriteReq MSHR misses 76311502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_mshr_misses::total 1380359 # number of WriteReq MSHR misses 76411502SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data 632927 # number of SoftPFReq MSHR misses 76511502SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_misses::total 632927 # number of SoftPFReq MSHR misses 76611502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_misses::cpu0.data 792659 # number of WriteLineReq MSHR misses 76711502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_misses::total 792659 # number of WriteLineReq MSHR misses 76811502SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 128851 # number of LoadLockedReq MSHR misses 76911502SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_misses::total 128851 # number of LoadLockedReq MSHR misses 77011502SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 205146 # number of StoreCondReq MSHR misses 77111502SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_misses::total 205146 # number of StoreCondReq MSHR misses 77211502SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_mshr_misses::cpu0.data 5251585 # number of demand (read+write) MSHR misses 77311502SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_mshr_misses::total 5251585 # number of demand (read+write) MSHR misses 77411502SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_mshr_misses::cpu0.data 5884512 # number of overall MSHR misses 77511502SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_mshr_misses::total 5884512 # number of overall MSHR misses 77611502SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data 27617 # number of ReadReq MSHR uncacheable 77711502SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable::total 27617 # number of ReadReq MSHR uncacheable 77811502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data 26565 # number of WriteReq MSHR uncacheable 77911502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_mshr_uncacheable::total 26565 # number of WriteReq MSHR uncacheable 78011502SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data 54182 # number of overall MSHR uncacheable misses 78111502SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_mshr_uncacheable_misses::total 54182 # number of overall MSHR uncacheable misses 78211502SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 42188847000 # number of ReadReq MSHR miss cycles 78311502SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_latency::total 42188847000 # number of ReadReq MSHR miss cycles 78411502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 27459987000 # number of WriteReq MSHR miss cycles 78511502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_latency::total 27459987000 # number of WriteReq MSHR miss cycles 78611502SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data 13648405000 # number of SoftPFReq MSHR miss cycles 78711502SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 13648405000 # number of SoftPFReq MSHR miss cycles 78811502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu0.data 25012289000 # number of WriteLineReq MSHR miss cycles 78911502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_miss_latency::total 25012289000 # number of WriteLineReq MSHR miss cycles 79011502SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 1718421000 # number of LoadLockedReq MSHR miss cycles 79111502SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 1718421000 # number of LoadLockedReq MSHR miss cycles 79211502SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 4888014500 # number of StoreCondReq MSHR miss cycles 79311502SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 4888014500 # number of StoreCondReq MSHR miss cycles 79411502SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data 3072500 # number of StoreCondFailReq MSHR miss cycles 79511502SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total 3072500 # number of StoreCondFailReq MSHR miss cycles 79611502SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 94661123000 # number of demand (read+write) MSHR miss cycles 79711502SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_mshr_miss_latency::total 94661123000 # number of demand (read+write) MSHR miss cycles 79811502SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 108309528000 # number of overall MSHR miss cycles 79911502SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_mshr_miss_latency::total 108309528000 # number of overall MSHR miss cycles 80011502SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 5072174500 # number of ReadReq MSHR uncacheable cycles 80111502SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 5072174500 # number of ReadReq MSHR uncacheable cycles 80211502SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 5072174500 # number of overall MSHR uncacheable cycles 80311502SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_mshr_uncacheable_latency::total 5072174500 # number of overall MSHR uncacheable cycles 80411502SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.036651 # mshr miss rate for ReadReq accesses 80511502SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.036651 # mshr miss rate for ReadReq accesses 80611502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.018239 # mshr miss rate for WriteReq accesses 80711502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.018239 # mshr miss rate for WriteReq accesses 80811502SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data 0.759381 # mshr miss rate for SoftPFReq accesses 80911502SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_miss_rate::total 0.759381 # mshr miss rate for SoftPFReq accesses 81011502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu0.data 0.830107 # mshr miss rate for WriteLineReq accesses 81111502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_miss_rate::total 0.830107 # mshr miss rate for WriteLineReq accesses 81211502SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.064476 # mshr miss rate for LoadLockedReq accesses 81311502SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.064476 # mshr miss rate for LoadLockedReq accesses 81411502SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.102725 # mshr miss rate for StoreCondReq accesses 81511502SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.102725 # mshr miss rate for StoreCondReq accesses 81611502SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.032693 # mshr miss rate for demand accesses 81711502SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_mshr_miss_rate::total 0.032693 # mshr miss rate for demand accesses 81811502SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.036444 # mshr miss rate for overall accesses 81911502SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_mshr_miss_rate::total 0.036444 # mshr miss rate for overall accesses 82011502SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 13704.053542 # average ReadReq mshr miss latency 82111502SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13704.053542 # average ReadReq mshr miss latency 82211502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 19893.366146 # average WriteReq mshr miss latency 82311502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19893.366146 # average WriteReq mshr miss latency 82411502SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 21563.948133 # average SoftPFReq mshr miss latency 82511502SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 21563.948133 # average SoftPFReq mshr miss latency 82611502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu0.data 31554.917058 # average WriteLineReq mshr miss latency 82711502SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total 31554.917058 # average WriteLineReq mshr miss latency 82811502SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 13336.497194 # average LoadLockedReq mshr miss latency 82911502SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13336.497194 # average LoadLockedReq mshr miss latency 83011502SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 23827.003695 # average StoreCondReq mshr miss latency 83111502SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 23827.003695 # average StoreCondReq mshr miss latency 83210535SN/Asystem.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data inf # average StoreCondFailReq mshr miss latency 83310535SN/Asystem.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency 83411502SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 18025.248187 # average overall mshr miss latency 83511502SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_avg_mshr_miss_latency::total 18025.248187 # average overall mshr miss latency 83611502SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 18405.864072 # average overall mshr miss latency 83711502SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_avg_mshr_miss_latency::total 18405.864072 # average overall mshr miss latency 83811502SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 183661.313684 # average ReadReq mshr uncacheable latency 83911502SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 183661.313684 # average ReadReq mshr uncacheable latency 84011502SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 93613.644753 # average overall mshr uncacheable latency 84111502SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 93613.644753 # average overall mshr uncacheable latency 84211502SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.replacements 5142905 # number of replacements 84311502SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.tagsinuse 511.908178 # Cycle average of tags in use 84411502SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.total_refs 456056448 # Total number of references to valid blocks. 84511502SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.sampled_refs 5143417 # Sample count of references to valid blocks. 84611502SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.avg_refs 88.667990 # Average number of references to valid blocks. 84711502SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.warmup_cycle 29905343000 # Cycle when the warmup percentage was hit. 84811502SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.occ_blocks::cpu0.inst 511.908178 # Average occupied blocks per requestor 84911502SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.occ_percent::cpu0.inst 0.999821 # Average percentage of cache occupancy 85011502SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.occ_percent::total 0.999821 # Average percentage of cache occupancy 85110535SN/Asystem.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 85211502SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.age_task_id_blocks_1024::0 63 # Occupied blocks per task id 85311502SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.age_task_id_blocks_1024::1 314 # Occupied blocks per task id 85411502SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.age_task_id_blocks_1024::2 134 # Occupied blocks per task id 85511502SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id 85610535SN/Asystem.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 85711502SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.tag_accesses 927543147 # Number of tag accesses 85811502SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.data_accesses 927543147 # Number of data accesses 85911502SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_hits::cpu0.inst 456056448 # number of ReadReq hits 86011502SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_hits::total 456056448 # number of ReadReq hits 86111502SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_hits::cpu0.inst 456056448 # number of demand (read+write) hits 86211502SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_hits::total 456056448 # number of demand (read+write) hits 86311502SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_hits::cpu0.inst 456056448 # number of overall hits 86411502SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_hits::total 456056448 # number of overall hits 86511502SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_misses::cpu0.inst 5143417 # number of ReadReq misses 86611502SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_misses::total 5143417 # number of ReadReq misses 86711502SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_misses::cpu0.inst 5143417 # number of demand (read+write) misses 86811502SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_misses::total 5143417 # number of demand (read+write) misses 86911502SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_misses::cpu0.inst 5143417 # number of overall misses 87011502SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_misses::total 5143417 # number of overall misses 87111502SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_miss_latency::cpu0.inst 54463305000 # number of ReadReq miss cycles 87211502SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_miss_latency::total 54463305000 # number of ReadReq miss cycles 87311502SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_miss_latency::cpu0.inst 54463305000 # number of demand (read+write) miss cycles 87411502SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_miss_latency::total 54463305000 # number of demand (read+write) miss cycles 87511502SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_miss_latency::cpu0.inst 54463305000 # number of overall miss cycles 87611502SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_miss_latency::total 54463305000 # number of overall miss cycles 87711502SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_accesses::cpu0.inst 461199865 # number of ReadReq accesses(hits+misses) 87811502SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_accesses::total 461199865 # number of ReadReq accesses(hits+misses) 87911502SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_accesses::cpu0.inst 461199865 # number of demand (read+write) accesses 88011502SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_accesses::total 461199865 # number of demand (read+write) accesses 88111502SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_accesses::cpu0.inst 461199865 # number of overall (read+write) accesses 88211502SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_accesses::total 461199865 # number of overall (read+write) accesses 88311502SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.011152 # miss rate for ReadReq accesses 88411502SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_miss_rate::total 0.011152 # miss rate for ReadReq accesses 88511502SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_miss_rate::cpu0.inst 0.011152 # miss rate for demand accesses 88611502SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_miss_rate::total 0.011152 # miss rate for demand accesses 88711502SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_miss_rate::cpu0.inst 0.011152 # miss rate for overall accesses 88811502SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_miss_rate::total 0.011152 # miss rate for overall accesses 88911502SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 10588.934360 # average ReadReq miss latency 89011502SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_avg_miss_latency::total 10588.934360 # average ReadReq miss latency 89111502SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_avg_miss_latency::cpu0.inst 10588.934360 # average overall miss latency 89211502SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_avg_miss_latency::total 10588.934360 # average overall miss latency 89311502SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_avg_miss_latency::cpu0.inst 10588.934360 # average overall miss latency 89411502SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_avg_miss_latency::total 10588.934360 # average overall miss latency 89510535SN/Asystem.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 89610535SN/Asystem.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 89710535SN/Asystem.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked 89810535SN/Asystem.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked 89910535SN/Asystem.cpu0.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 90010535SN/Asystem.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 90111502SCurtis.Dunham@arm.comsystem.cpu0.icache.writebacks::writebacks 5142905 # number of writebacks 90211502SCurtis.Dunham@arm.comsystem.cpu0.icache.writebacks::total 5142905 # number of writebacks 90311502SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 5143417 # number of ReadReq MSHR misses 90411502SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_mshr_misses::total 5143417 # number of ReadReq MSHR misses 90511502SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_mshr_misses::cpu0.inst 5143417 # number of demand (read+write) MSHR misses 90611502SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_mshr_misses::total 5143417 # number of demand (read+write) MSHR misses 90711502SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_mshr_misses::cpu0.inst 5143417 # number of overall MSHR misses 90811502SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_mshr_misses::total 5143417 # number of overall MSHR misses 90910827Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst 43125 # number of ReadReq MSHR uncacheable 91010827Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable::total 43125 # number of ReadReq MSHR uncacheable 91110827Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst 43125 # number of overall MSHR uncacheable misses 91210827Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_misses::total 43125 # number of overall MSHR uncacheable misses 91311502SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 51891596500 # number of ReadReq MSHR miss cycles 91411502SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_latency::total 51891596500 # number of ReadReq MSHR miss cycles 91511502SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 51891596500 # number of demand (read+write) MSHR miss cycles 91611502SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_mshr_miss_latency::total 51891596500 # number of demand (read+write) MSHR miss cycles 91711502SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 51891596500 # number of overall MSHR miss cycles 91811502SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_mshr_miss_latency::total 51891596500 # number of overall MSHR miss cycles 91911502SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 3819470000 # number of ReadReq MSHR uncacheable cycles 92011502SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 3819470000 # number of ReadReq MSHR uncacheable cycles 92111502SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 3819470000 # number of overall MSHR uncacheable cycles 92211502SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_latency::total 3819470000 # number of overall MSHR uncacheable cycles 92311502SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.011152 # mshr miss rate for ReadReq accesses 92411502SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_rate::total 0.011152 # mshr miss rate for ReadReq accesses 92511502SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.011152 # mshr miss rate for demand accesses 92611502SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_mshr_miss_rate::total 0.011152 # mshr miss rate for demand accesses 92711502SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.011152 # mshr miss rate for overall accesses 92811502SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_mshr_miss_rate::total 0.011152 # mshr miss rate for overall accesses 92911502SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 10088.934360 # average ReadReq mshr miss latency 93011502SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 10088.934360 # average ReadReq mshr miss latency 93111502SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 10088.934360 # average overall mshr miss latency 93211502SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_avg_mshr_miss_latency::total 10088.934360 # average overall mshr miss latency 93311502SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 10088.934360 # average overall mshr miss latency 93411502SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_avg_mshr_miss_latency::total 10088.934360 # average overall mshr miss latency 93511502SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 88567.420290 # average ReadReq mshr uncacheable latency 93611502SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 88567.420290 # average ReadReq mshr uncacheable latency 93711502SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 88567.420290 # average overall mshr uncacheable latency 93811502SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 88567.420290 # average overall mshr uncacheable latency 93911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.prefetcher.num_hwpf_issued 7619798 # number of hwpf issued 94011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.prefetcher.pfIdentified 7619814 # number of prefetch candidates identified 94111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.prefetcher.pfBufferHit 14 # number of redundant prefetches already in prefetch queue 94210628SN/Asystem.cpu0.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 94310628SN/Asystem.cpu0.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size 94411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.prefetcher.pfSpanPage 1013066 # number of prefetches not generated due to page crossing 94511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.replacements 2348165 # number of replacements 94611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.tagsinuse 16134.688776 # Cycle average of tags in use 94711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.total_refs 15333996 # Total number of references to valid blocks. 94811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.sampled_refs 2364235 # Sample count of references to valid blocks. 94911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.avg_refs 6.485817 # Average number of references to valid blocks. 95011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.warmup_cycle 5100393500 # Cycle when the warmup percentage was hit. 95111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_blocks::writebacks 15208.455915 # Average occupied blocks per requestor 95211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker 61.858641 # Average occupied blocks per requestor 95311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker 79.489283 # Average occupied blocks per requestor 95411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher 784.884937 # Average occupied blocks per requestor 95511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_percent::writebacks 0.928250 # Average percentage of cache occupancy 95611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker 0.003776 # Average percentage of cache occupancy 95711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker 0.004852 # Average percentage of cache occupancy 95811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher 0.047906 # Average percentage of cache occupancy 95911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_percent::total 0.984783 # Average percentage of cache occupancy 96011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_task_id_blocks::1022 1310 # Occupied blocks per task id 96111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_task_id_blocks::1023 52 # Occupied blocks per task id 96211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_task_id_blocks::1024 14708 # Occupied blocks per task id 96311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::1 13 # Occupied blocks per task id 96411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::2 179 # Occupied blocks per task id 96511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::3 589 # Occupied blocks per task id 96611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::4 529 # Occupied blocks per task id 96711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::2 22 # Occupied blocks per task id 96811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::3 19 # Occupied blocks per task id 96911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::4 11 # Occupied blocks per task id 97011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::0 80 # Occupied blocks per task id 97111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::1 970 # Occupied blocks per task id 97211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::2 4517 # Occupied blocks per task id 97311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::3 5300 # Occupied blocks per task id 97411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::4 3841 # Occupied blocks per task id 97511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_task_id_percent::1022 0.079956 # Percentage of cache occupancy per task id 97611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_task_id_percent::1023 0.003174 # Percentage of cache occupancy per task id 97711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_task_id_percent::1024 0.897705 # Percentage of cache occupancy per task id 97811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.tag_accesses 367708056 # Number of tag accesses 97911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.data_accesses 367708056 # Number of data accesses 98011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker 263860 # number of ReadReq hits 98111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker 148030 # number of ReadReq hits 98211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_hits::total 411890 # number of ReadReq hits 98311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.WritebackDirty_hits::writebacks 3764500 # number of WritebackDirty hits 98411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.WritebackDirty_hits::total 3764500 # number of WritebackDirty hits 98511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.WritebackClean_hits::writebacks 7067152 # number of WritebackClean hits 98611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.WritebackClean_hits::total 7067152 # number of WritebackClean hits 98711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_hits::cpu0.data 393 # number of UpgradeReq hits 98811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_hits::total 393 # number of UpgradeReq hits 98911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_hits::cpu0.data 904509 # number of ReadExReq hits 99011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_hits::total 904509 # number of ReadExReq hits 99111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst 4682717 # number of ReadCleanReq hits 99211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_hits::total 4682717 # number of ReadCleanReq hits 99311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_hits::cpu0.data 2902504 # number of ReadSharedReq hits 99411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_hits::total 2902504 # number of ReadSharedReq hits 99511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_hits::cpu0.data 213097 # number of InvalidateReq hits 99611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_hits::total 213097 # number of InvalidateReq hits 99711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.dtb.walker 263860 # number of demand (read+write) hits 99811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.itb.walker 148030 # number of demand (read+write) hits 99911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.inst 4682717 # number of demand (read+write) hits 100011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.data 3807013 # number of demand (read+write) hits 100111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_hits::total 8901620 # number of demand (read+write) hits 100211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.dtb.walker 263860 # number of overall hits 100311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.itb.walker 148030 # number of overall hits 100411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.inst 4682717 # number of overall hits 100511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.data 3807013 # number of overall hits 100611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_hits::total 8901620 # number of overall hits 100711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker 9421 # number of ReadReq misses 100811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker 7390 # number of ReadReq misses 100911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_misses::total 16811 # number of ReadReq misses 101011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_misses::cpu0.data 243749 # number of UpgradeReq misses 101111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_misses::total 243749 # number of UpgradeReq misses 101211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data 205138 # number of SCUpgradeReq misses 101311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_misses::total 205138 # number of SCUpgradeReq misses 101411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_misses::cpu0.data 8 # number of SCUpgradeFailReq misses 101511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_misses::total 8 # number of SCUpgradeFailReq misses 101611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_misses::cpu0.data 251209 # number of ReadExReq misses 101711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_misses::total 251209 # number of ReadExReq misses 101811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst 460700 # number of ReadCleanReq misses 101911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_misses::total 460700 # number of ReadCleanReq misses 102011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_misses::cpu0.data 937841 # number of ReadSharedReq misses 102111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_misses::total 937841 # number of ReadSharedReq misses 102211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_misses::cpu0.data 577609 # number of InvalidateReq misses 102311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_misses::total 577609 # number of InvalidateReq misses 102411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.dtb.walker 9421 # number of demand (read+write) misses 102511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.itb.walker 7390 # number of demand (read+write) misses 102611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.inst 460700 # number of demand (read+write) misses 102711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.data 1189050 # number of demand (read+write) misses 102811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_misses::total 1666561 # number of demand (read+write) misses 102911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.dtb.walker 9421 # number of overall misses 103011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.itb.walker 7390 # number of overall misses 103111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.inst 460700 # number of overall misses 103211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.data 1189050 # number of overall misses 103311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_misses::total 1666561 # number of overall misses 103411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker 332469500 # number of ReadReq miss cycles 103511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker 285177500 # number of ReadReq miss cycles 103611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_miss_latency::total 617647000 # number of ReadReq miss cycles 103711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data 1968962500 # number of UpgradeReq miss cycles 103811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_latency::total 1968962500 # number of UpgradeReq miss cycles 103911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data 1588151500 # number of SCUpgradeReq miss cycles 104011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_latency::total 1588151500 # number of SCUpgradeReq miss cycles 104111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data 2987000 # number of SCUpgradeFailReq miss cycles 104211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total 2987000 # number of SCUpgradeFailReq miss cycles 104311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data 12588187000 # number of ReadExReq miss cycles 104411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_miss_latency::total 12588187000 # number of ReadExReq miss cycles 104511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst 16045103500 # number of ReadCleanReq miss cycles 104611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_miss_latency::total 16045103500 # number of ReadCleanReq miss cycles 104711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data 32885800500 # number of ReadSharedReq miss cycles 104811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_miss_latency::total 32885800500 # number of ReadSharedReq miss cycles 104911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_miss_latency::cpu0.data 322469500 # number of InvalidateReq miss cycles 105011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_miss_latency::total 322469500 # number of InvalidateReq miss cycles 105111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker 332469500 # number of demand (read+write) miss cycles 105211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker 285177500 # number of demand (read+write) miss cycles 105311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.inst 16045103500 # number of demand (read+write) miss cycles 105411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.data 45473987500 # number of demand (read+write) miss cycles 105511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_miss_latency::total 62136738000 # number of demand (read+write) miss cycles 105611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker 332469500 # number of overall miss cycles 105711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker 285177500 # number of overall miss cycles 105811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.inst 16045103500 # number of overall miss cycles 105911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.data 45473987500 # number of overall miss cycles 106011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_miss_latency::total 62136738000 # number of overall miss cycles 106111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker 273281 # number of ReadReq accesses(hits+misses) 106211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker 155420 # number of ReadReq accesses(hits+misses) 106311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_accesses::total 428701 # number of ReadReq accesses(hits+misses) 106411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.WritebackDirty_accesses::writebacks 3764500 # number of WritebackDirty accesses(hits+misses) 106511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.WritebackDirty_accesses::total 3764500 # number of WritebackDirty accesses(hits+misses) 106611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.WritebackClean_accesses::writebacks 7067152 # number of WritebackClean accesses(hits+misses) 106711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.WritebackClean_accesses::total 7067152 # number of WritebackClean accesses(hits+misses) 106811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_accesses::cpu0.data 244142 # number of UpgradeReq accesses(hits+misses) 106911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_accesses::total 244142 # number of UpgradeReq accesses(hits+misses) 107011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data 205138 # number of SCUpgradeReq accesses(hits+misses) 107111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_accesses::total 205138 # number of SCUpgradeReq accesses(hits+misses) 107211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_accesses::cpu0.data 8 # number of SCUpgradeFailReq accesses(hits+misses) 107311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_accesses::total 8 # number of SCUpgradeFailReq accesses(hits+misses) 107411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_accesses::cpu0.data 1155718 # number of ReadExReq accesses(hits+misses) 107511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_accesses::total 1155718 # number of ReadExReq accesses(hits+misses) 107611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst 5143417 # number of ReadCleanReq accesses(hits+misses) 107711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_accesses::total 5143417 # number of ReadCleanReq accesses(hits+misses) 107811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data 3840345 # number of ReadSharedReq accesses(hits+misses) 107911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_accesses::total 3840345 # number of ReadSharedReq accesses(hits+misses) 108011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_accesses::cpu0.data 790706 # number of InvalidateReq accesses(hits+misses) 108111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_accesses::total 790706 # number of InvalidateReq accesses(hits+misses) 108211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.dtb.walker 273281 # number of demand (read+write) accesses 108311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.itb.walker 155420 # number of demand (read+write) accesses 108411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.inst 5143417 # number of demand (read+write) accesses 108511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.data 4996063 # number of demand (read+write) accesses 108611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_accesses::total 10568181 # number of demand (read+write) accesses 108711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.dtb.walker 273281 # number of overall (read+write) accesses 108811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.itb.walker 155420 # number of overall (read+write) accesses 108911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.inst 5143417 # number of overall (read+write) accesses 109011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.data 4996063 # number of overall (read+write) accesses 109111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_accesses::total 10568181 # number of overall (read+write) accesses 109211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker 0.034474 # miss rate for ReadReq accesses 109311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker 0.047549 # miss rate for ReadReq accesses 109411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::total 0.039214 # miss rate for ReadReq accesses 109511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data 0.998390 # miss rate for UpgradeReq accesses 109611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_rate::total 0.998390 # miss rate for UpgradeReq accesses 109711201Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data 1 # miss rate for SCUpgradeReq accesses 109811201Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_rate::total 1 # miss rate for SCUpgradeReq accesses 109910535SN/Asystem.cpu0.l2cache.SCUpgradeFailReq_miss_rate::cpu0.data 1 # miss rate for SCUpgradeFailReq accesses 110010535SN/Asystem.cpu0.l2cache.SCUpgradeFailReq_miss_rate::total 1 # miss rate for SCUpgradeFailReq accesses 110111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data 0.217362 # miss rate for ReadExReq accesses 110211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_miss_rate::total 0.217362 # miss rate for ReadExReq accesses 110311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst 0.089571 # miss rate for ReadCleanReq accesses 110411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_miss_rate::total 0.089571 # miss rate for ReadCleanReq accesses 110511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data 0.244207 # miss rate for ReadSharedReq accesses 110611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_miss_rate::total 0.244207 # miss rate for ReadSharedReq accesses 110711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_miss_rate::cpu0.data 0.730498 # miss rate for InvalidateReq accesses 110811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_miss_rate::total 0.730498 # miss rate for InvalidateReq accesses 110911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker 0.034474 # miss rate for demand accesses 111011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker 0.047549 # miss rate for demand accesses 111111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.inst 0.089571 # miss rate for demand accesses 111211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.data 0.237997 # miss rate for demand accesses 111311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_miss_rate::total 0.157696 # miss rate for demand accesses 111411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker 0.034474 # miss rate for overall accesses 111511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker 0.047549 # miss rate for overall accesses 111611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.inst 0.089571 # miss rate for overall accesses 111711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.data 0.237997 # miss rate for overall accesses 111811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_miss_rate::total 0.157696 # miss rate for overall accesses 111911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 35290.255811 # average ReadReq miss latency 112011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 38589.648173 # average ReadReq miss latency 112111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_avg_miss_latency::total 36740.646006 # average ReadReq miss latency 112211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data 8077.828012 # average UpgradeReq miss latency 112311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 8077.828012 # average UpgradeReq miss latency 112411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data 7741.868888 # average SCUpgradeReq miss latency 112511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total 7741.868888 # average SCUpgradeReq miss latency 112611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu0.data 373375 # average SCUpgradeFailReq miss latency 112711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::total 373375 # average SCUpgradeFailReq miss latency 112811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 50110.414038 # average ReadExReq miss latency 112911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_avg_miss_latency::total 50110.414038 # average ReadExReq miss latency 113011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 34827.661168 # average ReadCleanReq miss latency 113111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 34827.661168 # average ReadCleanReq miss latency 113211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 35065.432733 # average ReadSharedReq miss latency 113311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 35065.432733 # average ReadSharedReq miss latency 113411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_avg_miss_latency::cpu0.data 558.283372 # average InvalidateReq miss latency 113511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_avg_miss_latency::total 558.283372 # average InvalidateReq miss latency 113611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 35290.255811 # average overall miss latency 113711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 38589.648173 # average overall miss latency 113811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 34827.661168 # average overall miss latency 113911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 38243.965771 # average overall miss latency 114011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::total 37284.406631 # average overall miss latency 114111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 35290.255811 # average overall miss latency 114211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 38589.648173 # average overall miss latency 114311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 34827.661168 # average overall miss latency 114411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 38243.965771 # average overall miss latency 114511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::total 37284.406631 # average overall miss latency 114610628SN/Asystem.cpu0.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 114710535SN/Asystem.cpu0.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 114810628SN/Asystem.cpu0.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 114910535SN/Asystem.cpu0.l2cache.blocked::no_targets 0 # number of cycles access was blocked 115010628SN/Asystem.cpu0.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 115110535SN/Asystem.cpu0.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 115211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.unused_prefetches 37568 # number of HardPF blocks evicted w/o reference 115311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.writebacks::writebacks 1506522 # number of writebacks 115411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.writebacks::total 1506522 # number of writebacks 115511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data 5548 # number of ReadExReq MSHR hits 115611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_hits::total 5548 # number of ReadExReq MSHR hits 115711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_hits::cpu0.data 408 # number of ReadSharedReq MSHR hits 115811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_hits::total 408 # number of ReadSharedReq MSHR hits 115911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_hits::cpu0.data 5956 # number of demand (read+write) MSHR hits 116011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_hits::total 5956 # number of demand (read+write) MSHR hits 116111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_hits::cpu0.data 5956 # number of overall MSHR hits 116211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_hits::total 5956 # number of overall MSHR hits 116311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker 9421 # number of ReadReq MSHR misses 116411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker 7390 # number of ReadReq MSHR misses 116511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_misses::total 16811 # number of ReadReq MSHR misses 116611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher 719381 # number of HardPFReq MSHR misses 116711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_misses::total 719381 # number of HardPFReq MSHR misses 116811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data 243749 # number of UpgradeReq MSHR misses 116911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_misses::total 243749 # number of UpgradeReq MSHR misses 117011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data 205138 # number of SCUpgradeReq MSHR misses 117111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_misses::total 205138 # number of SCUpgradeReq MSHR misses 117211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::cpu0.data 8 # number of SCUpgradeFailReq MSHR misses 117311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::total 8 # number of SCUpgradeFailReq MSHR misses 117411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data 245661 # number of ReadExReq MSHR misses 117511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_misses::total 245661 # number of ReadExReq MSHR misses 117611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst 460700 # number of ReadCleanReq MSHR misses 117711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_misses::total 460700 # number of ReadCleanReq MSHR misses 117811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data 937433 # number of ReadSharedReq MSHR misses 117911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_misses::total 937433 # number of ReadSharedReq MSHR misses 118011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_misses::cpu0.data 577609 # number of InvalidateReq MSHR misses 118111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_misses::total 577609 # number of InvalidateReq MSHR misses 118211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker 9421 # number of demand (read+write) MSHR misses 118311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker 7390 # number of demand (read+write) MSHR misses 118411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.inst 460700 # number of demand (read+write) MSHR misses 118511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.data 1183094 # number of demand (read+write) MSHR misses 118611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_misses::total 1660605 # number of demand (read+write) MSHR misses 118711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker 9421 # number of overall MSHR misses 118811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker 7390 # number of overall MSHR misses 118911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.inst 460700 # number of overall MSHR misses 119011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.data 1183094 # number of overall MSHR misses 119111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher 719381 # number of overall MSHR misses 119211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_misses::total 2379986 # number of overall MSHR misses 119310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.inst 43125 # number of ReadReq MSHR uncacheable 119411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.data 27617 # number of ReadReq MSHR uncacheable 119511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable::total 70742 # number of ReadReq MSHR uncacheable 119611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.WriteReq_mshr_uncacheable::cpu0.data 26565 # number of WriteReq MSHR uncacheable 119711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.WriteReq_mshr_uncacheable::total 26565 # number of WriteReq MSHR uncacheable 119810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.inst 43125 # number of overall MSHR uncacheable misses 119911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.data 54182 # number of overall MSHR uncacheable misses 120011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_misses::total 97307 # number of overall MSHR uncacheable misses 120111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker 275943500 # number of ReadReq MSHR miss cycles 120211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker 240837500 # number of ReadReq MSHR miss cycles 120311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_latency::total 516781000 # number of ReadReq MSHR miss cycles 120411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher 32427966574 # number of HardPFReq MSHR miss cycles 120511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_latency::total 32427966574 # number of HardPFReq MSHR miss cycles 120611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data 5063458500 # number of UpgradeReq MSHR miss cycles 120711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total 5063458500 # number of UpgradeReq MSHR miss cycles 120811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data 3348331499 # number of SCUpgradeReq MSHR miss cycles 120911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total 3348331499 # number of SCUpgradeReq MSHR miss cycles 121011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data 2645000 # number of SCUpgradeFailReq MSHR miss cycles 121111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 2645000 # number of SCUpgradeFailReq MSHR miss cycles 121211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data 10596762500 # number of ReadExReq MSHR miss cycles 121311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 10596762500 # number of ReadExReq MSHR miss cycles 121411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst 13280903500 # number of ReadCleanReq MSHR miss cycles 121511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total 13280903500 # number of ReadCleanReq MSHR miss cycles 121611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data 27229516500 # number of ReadSharedReq MSHR miss cycles 121711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 27229516500 # number of ReadSharedReq MSHR miss cycles 121811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_miss_latency::cpu0.data 18926305000 # number of InvalidateReq MSHR miss cycles 121911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_miss_latency::total 18926305000 # number of InvalidateReq MSHR miss cycles 122011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker 275943500 # number of demand (read+write) MSHR miss cycles 122111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker 240837500 # number of demand (read+write) MSHR miss cycles 122211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst 13280903500 # number of demand (read+write) MSHR miss cycles 122311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data 37826279000 # number of demand (read+write) MSHR miss cycles 122411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::total 51623963500 # number of demand (read+write) MSHR miss cycles 122511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker 275943500 # number of overall MSHR miss cycles 122611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker 240837500 # number of overall MSHR miss cycles 122711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst 13280903500 # number of overall MSHR miss cycles 122811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data 37826279000 # number of overall MSHR miss cycles 122911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 32427966574 # number of overall MSHR miss cycles 123011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::total 84051930074 # number of overall MSHR miss cycles 123111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.inst 3496032500 # number of ReadReq MSHR uncacheable cycles 123211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data 4850886500 # number of ReadReq MSHR uncacheable cycles 123311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total 8346919000 # number of ReadReq MSHR uncacheable cycles 123411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.inst 3496032500 # number of overall MSHR uncacheable cycles 123511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data 4850886500 # number of overall MSHR uncacheable cycles 123611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_latency::total 8346919000 # number of overall MSHR uncacheable cycles 123711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.034474 # mshr miss rate for ReadReq accesses 123811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.047549 # mshr miss rate for ReadReq accesses 123911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_rate::total 0.039214 # mshr miss rate for ReadReq accesses 124010535SN/Asystem.cpu0.l2cache.HardPFReq_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 124110535SN/Asystem.cpu0.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses 124211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data 0.998390 # mshr miss rate for UpgradeReq accesses 124311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total 0.998390 # mshr miss rate for UpgradeReq accesses 124411201Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::cpu0.data 1 # mshr miss rate for SCUpgradeReq accesses 124511201Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeReq accesses 124610535SN/Asystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu0.data 1 # mshr miss rate for SCUpgradeFailReq accesses 124710535SN/Asystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeFailReq accesses 124811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data 0.212561 # mshr miss rate for ReadExReq accesses 124911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_rate::total 0.212561 # mshr miss rate for ReadExReq accesses 125011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst 0.089571 # mshr miss rate for ReadCleanReq accesses 125111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total 0.089571 # mshr miss rate for ReadCleanReq accesses 125211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data 0.244101 # mshr miss rate for ReadSharedReq accesses 125311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total 0.244101 # mshr miss rate for ReadSharedReq accesses 125411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_miss_rate::cpu0.data 0.730498 # mshr miss rate for InvalidateReq accesses 125511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_miss_rate::total 0.730498 # mshr miss rate for InvalidateReq accesses 125611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker 0.034474 # mshr miss rate for demand accesses 125711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker 0.047549 # mshr miss rate for demand accesses 125811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst 0.089571 # mshr miss rate for demand accesses 125911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data 0.236805 # mshr miss rate for demand accesses 126011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::total 0.157133 # mshr miss rate for demand accesses 126111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker 0.034474 # mshr miss rate for overall accesses 126211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker 0.047549 # mshr miss rate for overall accesses 126311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst 0.089571 # mshr miss rate for overall accesses 126411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data 0.236805 # mshr miss rate for overall accesses 126510535SN/Asystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for overall accesses 126611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::total 0.225203 # mshr miss rate for overall accesses 126711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 29290.255811 # average ReadReq mshr miss latency 126811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 32589.648173 # average ReadReq mshr miss latency 126911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 30740.646006 # average ReadReq mshr miss latency 127011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 45077.596675 # average HardPFReq mshr miss latency 127111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 45077.596675 # average HardPFReq mshr miss latency 127211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 20773.248301 # average UpgradeReq mshr miss latency 127311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 20773.248301 # average UpgradeReq mshr miss latency 127411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 16322.336666 # average SCUpgradeReq mshr miss latency 127511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 16322.336666 # average SCUpgradeReq mshr miss latency 127611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu0.data 330625 # average SCUpgradeFailReq mshr miss latency 127711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 330625 # average SCUpgradeFailReq mshr miss latency 127811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 43135.713443 # average ReadExReq mshr miss latency 127911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 43135.713443 # average ReadExReq mshr miss latency 128011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 28827.661168 # average ReadCleanReq mshr miss latency 128111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 28827.661168 # average ReadCleanReq mshr miss latency 128211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 29046.893485 # average ReadSharedReq mshr miss latency 128311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 29046.893485 # average ReadSharedReq mshr miss latency 128411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu0.data 32766.637985 # average InvalidateReq mshr miss latency 128511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_avg_mshr_miss_latency::total 32766.637985 # average InvalidateReq mshr miss latency 128611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 29290.255811 # average overall mshr miss latency 128711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 32589.648173 # average overall mshr miss latency 128811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 28827.661168 # average overall mshr miss latency 128911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 31972.336095 # average overall mshr miss latency 129011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::total 31087.443131 # average overall mshr miss latency 129111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 29290.255811 # average overall mshr miss latency 129211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 32589.648173 # average overall mshr miss latency 129311502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 28827.661168 # average overall mshr miss latency 129411502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 31972.336095 # average overall mshr miss latency 129511502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 45077.596675 # average overall mshr miss latency 129611502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::total 35316.144748 # average overall mshr miss latency 129711502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 81067.420290 # average ReadReq mshr uncacheable latency 129811502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 175648.567911 # average ReadReq mshr uncacheable latency 129911502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 117990.995448 # average ReadReq mshr uncacheable latency 130011502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.inst 81067.420290 # average overall mshr uncacheable latency 130111502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data 89529.483961 # average overall mshr uncacheable latency 130211502SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total 85779.224516 # average overall mshr uncacheable latency 130311502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoop_filter.tot_requests 22441141 # Total number of requests made to the snoop filter. 130411502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoop_filter.hit_single_requests 11511110 # Number of requests hitting in the snoop filter with a single holder of the requested data. 130511502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoop_filter.hit_multi_requests 870 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 130611502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoop_filter.tot_snoops 1820685 # Total number of snoops made to the snoop filter. 130711502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoop_filter.hit_single_snoops 1820422 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 130811502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoop_filter.hit_multi_snoops 263 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 130911502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadReq 564136 # Transaction distribution 131011502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadResp 9642625 # Transaction distribution 131111502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::WriteReq 26565 # Transaction distribution 131211502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::WriteResp 26565 # Transaction distribution 131311502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::WritebackDirty 5274768 # Transaction distribution 131411502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::WritebackClean 7068022 # Transaction distribution 131511502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::CleanEvict 2298392 # Transaction distribution 131611502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::HardPFReq 883953 # Transaction distribution 131711502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::UpgradeReq 441648 # Transaction distribution 131811502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::SCUpgradeReq 374962 # Transaction distribution 131911502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::UpgradeResp 517397 # Transaction distribution 132011502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq 66 # Transaction distribution 132111502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::UpgradeFailResp 115 # Transaction distribution 132211502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadExReq 1188175 # Transaction distribution 132311502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadExResp 1165072 # Transaction distribution 132411502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadCleanReq 5143417 # Transaction distribution 132511502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadSharedReq 4741538 # Transaction distribution 132611502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::InvalidateReq 839102 # Transaction distribution 132711502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::InvalidateResp 790706 # Transaction distribution 132811502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 15515989 # Packet count per connected master and slave (bytes) 132911502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 18442402 # Packet count per connected master and slave (bytes) 133011502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 326965 # Packet count per connected master and slave (bytes) 133111502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 595128 # Packet count per connected master and slave (bytes) 133211502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.pkt_count::total 34880484 # Packet count per connected master and slave (bytes) 133311502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 658497108 # Cumulative packet size per connected master and slave (bytes) 133411502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 690726071 # Cumulative packet size per connected master and slave (bytes) 133511502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 1243360 # Cumulative packet size per connected master and slave (bytes) 133611502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 2186248 # Cumulative packet size per connected master and slave (bytes) 133711502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.pkt_size::total 1352652787 # Cumulative packet size per connected master and slave (bytes) 133811502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoops 6279047 # Total snoops (count) 133911502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoop_fanout::samples 18012222 # Request fanout histogram 134011502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoop_fanout::mean 0.113865 # Request fanout histogram 134111502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoop_fanout::stdev 0.317693 # Request fanout histogram 134210535SN/Asystem.cpu0.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 134311502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoop_fanout::0 15961520 88.61% 88.61% # Request fanout histogram 134411502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoop_fanout::1 2050439 11.38% 100.00% # Request fanout histogram 134511502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoop_fanout::2 263 0.00% 100.00% # Request fanout histogram 134610535SN/Asystem.cpu0.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 134711138Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 134810827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 134911502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoop_fanout::total 18012222 # Request fanout histogram 135011502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.reqLayer0.occupancy 22247152499 # Layer occupancy (ticks) 135110535SN/Asystem.cpu0.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) 135211502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoopLayer0.occupancy 190413774 # Layer occupancy (ticks) 135310535SN/Asystem.cpu0.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 135411502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.respLayer0.occupancy 7758250500 # Layer occupancy (ticks) 135510535SN/Asystem.cpu0.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 135611502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.respLayer1.occupancy 8155256101 # Layer occupancy (ticks) 135710535SN/Asystem.cpu0.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 135811502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.respLayer2.occupancy 171545000 # Layer occupancy (ticks) 135910535SN/Asystem.cpu0.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) 136011502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.respLayer3.occupancy 321847000 # Layer occupancy (ticks) 136110535SN/Asystem.cpu0.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) 136210628SN/Asystem.cpu1.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 136310628SN/Asystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 136410628SN/Asystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 136510628SN/Asystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 136610628SN/Asystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 136710628SN/Asystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 136810628SN/Asystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 136910628SN/Asystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 137010535SN/Asystem.cpu1.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 137110535SN/Asystem.cpu1.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 137210535SN/Asystem.cpu1.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 137310535SN/Asystem.cpu1.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 137410535SN/Asystem.cpu1.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 137510535SN/Asystem.cpu1.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 137610535SN/Asystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 137710535SN/Asystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 137810535SN/Asystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 137910535SN/Asystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 138010535SN/Asystem.cpu1.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 138110535SN/Asystem.cpu1.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 138210535SN/Asystem.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 138310535SN/Asystem.cpu1.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 138410535SN/Asystem.cpu1.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 138510535SN/Asystem.cpu1.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 138610535SN/Asystem.cpu1.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 138710535SN/Asystem.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 138810535SN/Asystem.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 138910535SN/Asystem.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 139010535SN/Asystem.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 139111502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walks 105013 # Table walker walks requested 139211502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walksLong 105013 # Table walker walks initiated with long descriptors 139311502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walksLongTerminationLevel::Level2 10670 # Level at which table walker walks with long descriptors terminate 139411502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walksLongTerminationLevel::Level3 79078 # Level at which table walker walks with long descriptors terminate 139511502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walksSquashedBefore 7 # Table walks squashed before starting 139611502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkWaitTime::samples 105006 # Table walker wait (enqueue to first request) latency 139711502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkWaitTime::mean 0.076186 # Table walker wait (enqueue to first request) latency 139811502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkWaitTime::stdev 24.687831 # Table walker wait (enqueue to first request) latency 139911502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkWaitTime::0-511 105005 100.00% 100.00% # Table walker wait (enqueue to first request) latency 140011353Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkWaitTime::7680-8191 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency 140111502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkWaitTime::total 105006 # Table walker wait (enqueue to first request) latency 140211502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::samples 89755 # Table walker service (enqueue to completion) latency 140311502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::mean 22913.865523 # Table walker service (enqueue to completion) latency 140411502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::gmean 21179.498457 # Table walker service (enqueue to completion) latency 140511502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::stdev 15867.258739 # Table walker service (enqueue to completion) latency 140611502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::0-65535 88364 98.45% 98.45% # Table walker service (enqueue to completion) latency 140711502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::65536-131071 1205 1.34% 99.79% # Table walker service (enqueue to completion) latency 140811502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::131072-196607 34 0.04% 99.83% # Table walker service (enqueue to completion) latency 140911502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::196608-262143 69 0.08% 99.91% # Table walker service (enqueue to completion) latency 141011502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::262144-327679 59 0.07% 99.97% # Table walker service (enqueue to completion) latency 141111502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::327680-393215 16 0.02% 99.99% # Table walker service (enqueue to completion) latency 141211502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::393216-458751 4 0.00% 100.00% # Table walker service (enqueue to completion) latency 141311502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::524288-589823 4 0.00% 100.00% # Table walker service (enqueue to completion) latency 141411502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::total 89755 # Table walker service (enqueue to completion) latency 141511502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walksPending::samples -3159480544 # Table walker pending requests distribution 141611502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walksPending::mean 0.804201 # Table walker pending requests distribution 141711502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walksPending::stdev 0.396815 # Table walker pending requests distribution 141811502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walksPending::0 -618623648 19.58% 19.58% # Table walker pending requests distribution 141911502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walksPending::1 -2540856896 80.42% 100.00% # Table walker pending requests distribution 142011502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walksPending::total -3159480544 # Table walker pending requests distribution 142111502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkPageSizes::4K 79078 88.11% 88.11% # Table walker page sizes translated 142211502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkPageSizes::2M 10670 11.89% 100.00% # Table walker page sizes translated 142311502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkPageSizes::total 89748 # Table walker page sizes translated 142411502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Requested::Data 105013 # Table walker requests started/completed, data/inst 142510628SN/Asystem.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 142611502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Requested::total 105013 # Table walker requests started/completed, data/inst 142711502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Completed::Data 89748 # Table walker requests started/completed, data/inst 142810628SN/Asystem.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 142911502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Completed::total 89748 # Table walker requests started/completed, data/inst 143011502SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin::total 194761 # Table walker requests started/completed, data/inst 143110535SN/Asystem.cpu1.dtb.inst_hits 0 # ITB inst hits 143210535SN/Asystem.cpu1.dtb.inst_misses 0 # ITB inst misses 143311502SCurtis.Dunham@arm.comsystem.cpu1.dtb.read_hits 79229823 # DTB read hits 143411502SCurtis.Dunham@arm.comsystem.cpu1.dtb.read_misses 76992 # DTB read misses 143511502SCurtis.Dunham@arm.comsystem.cpu1.dtb.write_hits 72255246 # DTB write hits 143611502SCurtis.Dunham@arm.comsystem.cpu1.dtb.write_misses 28021 # DTB write misses 143710535SN/Asystem.cpu1.dtb.flush_tlb 14 # Number of times complete TLB was flushed 143810535SN/Asystem.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 143911502SCurtis.Dunham@arm.comsystem.cpu1.dtb.flush_tlb_mva_asid 41069 # Number of times TLB was flushed by MVA & ASID 144011502SCurtis.Dunham@arm.comsystem.cpu1.dtb.flush_tlb_asid 1040 # Number of times TLB was flushed by ASID 144111502SCurtis.Dunham@arm.comsystem.cpu1.dtb.flush_entries 37178 # Number of entries that have been flushed from TLB 144210535SN/Asystem.cpu1.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 144311502SCurtis.Dunham@arm.comsystem.cpu1.dtb.prefetch_faults 4820 # Number of TLB faults due to prefetch 144410535SN/Asystem.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 144511502SCurtis.Dunham@arm.comsystem.cpu1.dtb.perms_faults 10425 # Number of TLB faults due to permissions restrictions 144611502SCurtis.Dunham@arm.comsystem.cpu1.dtb.read_accesses 79306815 # DTB read accesses 144711502SCurtis.Dunham@arm.comsystem.cpu1.dtb.write_accesses 72283267 # DTB write accesses 144810535SN/Asystem.cpu1.dtb.inst_accesses 0 # ITB inst accesses 144911502SCurtis.Dunham@arm.comsystem.cpu1.dtb.hits 151485069 # DTB hits 145011502SCurtis.Dunham@arm.comsystem.cpu1.dtb.misses 105013 # DTB misses 145111502SCurtis.Dunham@arm.comsystem.cpu1.dtb.accesses 151590082 # DTB accesses 145210628SN/Asystem.cpu1.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 145310628SN/Asystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 145410628SN/Asystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 145510628SN/Asystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 145610628SN/Asystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 145710628SN/Asystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 145810628SN/Asystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 145910628SN/Asystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 146010535SN/Asystem.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 146110535SN/Asystem.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 146210535SN/Asystem.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 146310535SN/Asystem.cpu1.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 146410535SN/Asystem.cpu1.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 146510535SN/Asystem.cpu1.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 146610535SN/Asystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 146710535SN/Asystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 146810535SN/Asystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 146910535SN/Asystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 147010535SN/Asystem.cpu1.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 147110535SN/Asystem.cpu1.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 147210535SN/Asystem.cpu1.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 147310535SN/Asystem.cpu1.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 147410535SN/Asystem.cpu1.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 147510535SN/Asystem.cpu1.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 147610535SN/Asystem.cpu1.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 147710535SN/Asystem.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 147810535SN/Asystem.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits 147910535SN/Asystem.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses 148010535SN/Asystem.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 148111502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walks 58945 # Table walker walks requested 148211502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walksLong 58945 # Table walker walks initiated with long descriptors 148311502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walksLongTerminationLevel::Level2 561 # Level at which table walker walks with long descriptors terminate 148411502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walksLongTerminationLevel::Level3 53052 # Level at which table walker walks with long descriptors terminate 148511502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkWaitTime::samples 58945 # Table walker wait (enqueue to first request) latency 148611502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkWaitTime::0 58945 100.00% 100.00% # Table walker wait (enqueue to first request) latency 148711502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkWaitTime::total 58945 # Table walker wait (enqueue to first request) latency 148811502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::samples 53613 # Table walker service (enqueue to completion) latency 148911502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::mean 26471.741928 # Table walker service (enqueue to completion) latency 149011502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::gmean 23919.780193 # Table walker service (enqueue to completion) latency 149111502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::stdev 20610.282304 # Table walker service (enqueue to completion) latency 149211502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::0-32767 48130 89.77% 89.77% # Table walker service (enqueue to completion) latency 149311502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::32768-65535 4065 7.58% 97.36% # Table walker service (enqueue to completion) latency 149411502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::65536-98303 53 0.10% 97.45% # Table walker service (enqueue to completion) latency 149511502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::98304-131071 1140 2.13% 99.58% # Table walker service (enqueue to completion) latency 149611502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::131072-163839 30 0.06% 99.64% # Table walker service (enqueue to completion) latency 149711502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::163840-196607 18 0.03% 99.67% # Table walker service (enqueue to completion) latency 149811502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::196608-229375 57 0.11% 99.78% # Table walker service (enqueue to completion) latency 149911502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::229376-262143 23 0.04% 99.82% # Table walker service (enqueue to completion) latency 150011502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::262144-294911 51 0.10% 99.91% # Table walker service (enqueue to completion) latency 150111502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::294912-327679 22 0.04% 99.96% # Table walker service (enqueue to completion) latency 150211502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::327680-360447 16 0.03% 99.99% # Table walker service (enqueue to completion) latency 150311502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::360448-393215 2 0.00% 99.99% # Table walker service (enqueue to completion) latency 150411502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::393216-425983 3 0.01% 99.99% # Table walker service (enqueue to completion) latency 150511502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::425984-458751 2 0.00% 100.00% # Table walker service (enqueue to completion) latency 150611502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::458752-491519 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 150711502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::total 53613 # Table walker service (enqueue to completion) latency 150811502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walksPending::samples -1503172148 # Table walker pending requests distribution 150911502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walksPending::0 -1503172148 100.00% 100.00% # Table walker pending requests distribution 151011502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walksPending::total -1503172148 # Table walker pending requests distribution 151111502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkPageSizes::4K 53052 98.95% 98.95% # Table walker page sizes translated 151211502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkPageSizes::2M 561 1.05% 100.00% # Table walker page sizes translated 151311502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkPageSizes::total 53613 # Table walker page sizes translated 151410628SN/Asystem.cpu1.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 151511502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Requested::Inst 58945 # Table walker requests started/completed, data/inst 151611502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Requested::total 58945 # Table walker requests started/completed, data/inst 151710628SN/Asystem.cpu1.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 151811502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Completed::Inst 53613 # Table walker requests started/completed, data/inst 151911502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Completed::total 53613 # Table walker requests started/completed, data/inst 152011502SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkRequestOrigin::total 112558 # Table walker requests started/completed, data/inst 152111502SCurtis.Dunham@arm.comsystem.cpu1.itb.inst_hits 420888418 # ITB inst hits 152211502SCurtis.Dunham@arm.comsystem.cpu1.itb.inst_misses 58945 # ITB inst misses 152310535SN/Asystem.cpu1.itb.read_hits 0 # DTB read hits 152410535SN/Asystem.cpu1.itb.read_misses 0 # DTB read misses 152510535SN/Asystem.cpu1.itb.write_hits 0 # DTB write hits 152610535SN/Asystem.cpu1.itb.write_misses 0 # DTB write misses 152710535SN/Asystem.cpu1.itb.flush_tlb 14 # Number of times complete TLB was flushed 152810535SN/Asystem.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 152911502SCurtis.Dunham@arm.comsystem.cpu1.itb.flush_tlb_mva_asid 41069 # Number of times TLB was flushed by MVA & ASID 153011502SCurtis.Dunham@arm.comsystem.cpu1.itb.flush_tlb_asid 1040 # Number of times TLB was flushed by ASID 153111502SCurtis.Dunham@arm.comsystem.cpu1.itb.flush_entries 25875 # Number of entries that have been flushed from TLB 153210535SN/Asystem.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 153310535SN/Asystem.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 153410535SN/Asystem.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 153510535SN/Asystem.cpu1.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 153610535SN/Asystem.cpu1.itb.read_accesses 0 # DTB read accesses 153710535SN/Asystem.cpu1.itb.write_accesses 0 # DTB write accesses 153811502SCurtis.Dunham@arm.comsystem.cpu1.itb.inst_accesses 420947363 # ITB inst accesses 153911502SCurtis.Dunham@arm.comsystem.cpu1.itb.hits 420888418 # DTB hits 154011502SCurtis.Dunham@arm.comsystem.cpu1.itb.misses 58945 # DTB misses 154111502SCurtis.Dunham@arm.comsystem.cpu1.itb.accesses 420947363 # DTB accesses 154211502SCurtis.Dunham@arm.comsystem.cpu1.numCycles 95045540824 # number of cpu cycles simulated 154310535SN/Asystem.cpu1.numWorkItemsStarted 0 # number of work items this cpu started 154410535SN/Asystem.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed 154511167Sjthestness@gmail.comsystem.cpu1.kern.inst.arm 0 # number of arm instructions executed 154611502SCurtis.Dunham@arm.comsystem.cpu1.kern.inst.quiesce 4988 # number of quiesce instructions executed 154711502SCurtis.Dunham@arm.comsystem.cpu1.committedInsts 420606589 # Number of instructions committed 154811502SCurtis.Dunham@arm.comsystem.cpu1.committedOps 495760659 # Number of ops (including micro ops) committed 154911502SCurtis.Dunham@arm.comsystem.cpu1.num_int_alu_accesses 455422102 # Number of integer alu accesses 155011502SCurtis.Dunham@arm.comsystem.cpu1.num_fp_alu_accesses 465343 # Number of float alu accesses 155111502SCurtis.Dunham@arm.comsystem.cpu1.num_func_calls 25050170 # number of times a function call or return occured 155211502SCurtis.Dunham@arm.comsystem.cpu1.num_conditional_control_insts 64233743 # number of instructions that are conditional controls 155311502SCurtis.Dunham@arm.comsystem.cpu1.num_int_insts 455422102 # number of integer instructions 155411502SCurtis.Dunham@arm.comsystem.cpu1.num_fp_insts 465343 # number of float instructions 155511502SCurtis.Dunham@arm.comsystem.cpu1.num_int_register_reads 665130045 # number of times the integer registers were read 155611502SCurtis.Dunham@arm.comsystem.cpu1.num_int_register_writes 361560137 # number of times the integer registers were written 155711502SCurtis.Dunham@arm.comsystem.cpu1.num_fp_register_reads 742394 # number of times the floating registers were read 155811502SCurtis.Dunham@arm.comsystem.cpu1.num_fp_register_writes 410584 # number of times the floating registers were written 155911502SCurtis.Dunham@arm.comsystem.cpu1.num_cc_register_reads 110025684 # number of times the CC registers were read 156011502SCurtis.Dunham@arm.comsystem.cpu1.num_cc_register_writes 109785328 # number of times the CC registers were written 156111502SCurtis.Dunham@arm.comsystem.cpu1.num_mem_refs 151477231 # number of memory refs 156211502SCurtis.Dunham@arm.comsystem.cpu1.num_load_insts 79227868 # Number of load instructions 156311502SCurtis.Dunham@arm.comsystem.cpu1.num_store_insts 72249363 # Number of store instructions 156411502SCurtis.Dunham@arm.comsystem.cpu1.num_idle_cycles 94048242615.068481 # Number of idle cycles 156511502SCurtis.Dunham@arm.comsystem.cpu1.num_busy_cycles 997298208.931515 # Number of busy cycles 156611502SCurtis.Dunham@arm.comsystem.cpu1.not_idle_fraction 0.010493 # Percentage of non-idle cycles 156711502SCurtis.Dunham@arm.comsystem.cpu1.idle_fraction 0.989507 # Percentage of idle cycles 156811502SCurtis.Dunham@arm.comsystem.cpu1.Branches 93889993 # Number of branches fetched 156911374Ssteve.reinhardt@amd.comsystem.cpu1.op_class::No_OpClass 0 0.00% 0.00% # Class of executed instruction 157011502SCurtis.Dunham@arm.comsystem.cpu1.op_class::IntAlu 343412693 69.23% 69.23% # Class of executed instruction 157111502SCurtis.Dunham@arm.comsystem.cpu1.op_class::IntMult 1029907 0.21% 69.44% # Class of executed instruction 157211502SCurtis.Dunham@arm.comsystem.cpu1.op_class::IntDiv 56328 0.01% 69.45% # Class of executed instruction 157311502SCurtis.Dunham@arm.comsystem.cpu1.op_class::FloatAdd 0 0.00% 69.45% # Class of executed instruction 157411502SCurtis.Dunham@arm.comsystem.cpu1.op_class::FloatCmp 0 0.00% 69.45% # Class of executed instruction 157511502SCurtis.Dunham@arm.comsystem.cpu1.op_class::FloatCvt 0 0.00% 69.45% # Class of executed instruction 157611502SCurtis.Dunham@arm.comsystem.cpu1.op_class::FloatMult 0 0.00% 69.45% # Class of executed instruction 157711502SCurtis.Dunham@arm.comsystem.cpu1.op_class::FloatDiv 0 0.00% 69.45% # Class of executed instruction 157811502SCurtis.Dunham@arm.comsystem.cpu1.op_class::FloatSqrt 0 0.00% 69.45% # Class of executed instruction 157911502SCurtis.Dunham@arm.comsystem.cpu1.op_class::SimdAdd 0 0.00% 69.45% # Class of executed instruction 158011502SCurtis.Dunham@arm.comsystem.cpu1.op_class::SimdAddAcc 0 0.00% 69.45% # Class of executed instruction 158111502SCurtis.Dunham@arm.comsystem.cpu1.op_class::SimdAlu 0 0.00% 69.45% # Class of executed instruction 158211502SCurtis.Dunham@arm.comsystem.cpu1.op_class::SimdCmp 0 0.00% 69.45% # Class of executed instruction 158311502SCurtis.Dunham@arm.comsystem.cpu1.op_class::SimdCvt 0 0.00% 69.45% # Class of executed instruction 158411502SCurtis.Dunham@arm.comsystem.cpu1.op_class::SimdMisc 0 0.00% 69.45% # Class of executed instruction 158511502SCurtis.Dunham@arm.comsystem.cpu1.op_class::SimdMult 0 0.00% 69.45% # Class of executed instruction 158611502SCurtis.Dunham@arm.comsystem.cpu1.op_class::SimdMultAcc 0 0.00% 69.45% # Class of executed instruction 158711502SCurtis.Dunham@arm.comsystem.cpu1.op_class::SimdShift 0 0.00% 69.45% # Class of executed instruction 158811502SCurtis.Dunham@arm.comsystem.cpu1.op_class::SimdShiftAcc 0 0.00% 69.45% # Class of executed instruction 158911502SCurtis.Dunham@arm.comsystem.cpu1.op_class::SimdSqrt 0 0.00% 69.45% # Class of executed instruction 159011502SCurtis.Dunham@arm.comsystem.cpu1.op_class::SimdFloatAdd 8 0.00% 69.45% # Class of executed instruction 159111502SCurtis.Dunham@arm.comsystem.cpu1.op_class::SimdFloatAlu 0 0.00% 69.45% # Class of executed instruction 159211502SCurtis.Dunham@arm.comsystem.cpu1.op_class::SimdFloatCmp 13 0.00% 69.45% # Class of executed instruction 159311502SCurtis.Dunham@arm.comsystem.cpu1.op_class::SimdFloatCvt 21 0.00% 69.45% # Class of executed instruction 159411502SCurtis.Dunham@arm.comsystem.cpu1.op_class::SimdFloatDiv 0 0.00% 69.45% # Class of executed instruction 159511502SCurtis.Dunham@arm.comsystem.cpu1.op_class::SimdFloatMisc 66396 0.01% 69.46% # Class of executed instruction 159611502SCurtis.Dunham@arm.comsystem.cpu1.op_class::SimdFloatMult 0 0.00% 69.46% # Class of executed instruction 159711502SCurtis.Dunham@arm.comsystem.cpu1.op_class::SimdFloatMultAcc 0 0.00% 69.46% # Class of executed instruction 159811502SCurtis.Dunham@arm.comsystem.cpu1.op_class::SimdFloatSqrt 0 0.00% 69.46% # Class of executed instruction 159911502SCurtis.Dunham@arm.comsystem.cpu1.op_class::MemRead 79227868 15.97% 85.43% # Class of executed instruction 160011502SCurtis.Dunham@arm.comsystem.cpu1.op_class::MemWrite 72249363 14.57% 100.00% # Class of executed instruction 160110535SN/Asystem.cpu1.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction 160210535SN/Asystem.cpu1.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction 160311502SCurtis.Dunham@arm.comsystem.cpu1.op_class::total 496042597 # Class of executed instruction 160411502SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.replacements 5018466 # number of replacements 160511502SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.tagsinuse 434.493139 # Cycle average of tags in use 160611502SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.total_refs 146277741 # Total number of references to valid blocks. 160711502SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.sampled_refs 5018977 # Sample count of references to valid blocks. 160811502SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.avg_refs 29.144932 # Average number of references to valid blocks. 160911502SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.warmup_cycle 8378732349000 # Cycle when the warmup percentage was hit. 161011502SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.occ_blocks::cpu1.data 434.493139 # Average occupied blocks per requestor 161111502SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.occ_percent::cpu1.data 0.848619 # Average percentage of cache occupancy 161211502SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.occ_percent::total 0.848619 # Average percentage of cache occupancy 161311502SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.occ_task_id_blocks::1024 511 # Occupied blocks per task id 161411502SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.age_task_id_blocks_1024::0 8 # Occupied blocks per task id 161511502SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.age_task_id_blocks_1024::1 179 # Occupied blocks per task id 161611502SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.age_task_id_blocks_1024::2 323 # Occupied blocks per task id 161711502SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id 161811502SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.occ_task_id_percent::1024 0.998047 # Percentage of cache occupancy per task id 161911502SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.tag_accesses 308017993 # Number of tag accesses 162011502SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.data_accesses 308017993 # Number of data accesses 162111502SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_hits::cpu1.data 73753622 # number of ReadReq hits 162211502SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_hits::total 73753622 # number of ReadReq hits 162311502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_hits::cpu1.data 68485479 # number of WriteReq hits 162411502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_hits::total 68485479 # number of WriteReq hits 162511502SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_hits::cpu1.data 174561 # number of SoftPFReq hits 162611502SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_hits::total 174561 # number of SoftPFReq hits 162711502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_hits::cpu1.data 162110 # number of WriteLineReq hits 162811502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_hits::total 162110 # number of WriteLineReq hits 162911502SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_hits::cpu1.data 1665176 # number of LoadLockedReq hits 163011502SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_hits::total 1665176 # number of LoadLockedReq hits 163111502SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_hits::cpu1.data 1621987 # number of StoreCondReq hits 163211502SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_hits::total 1621987 # number of StoreCondReq hits 163311502SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_hits::cpu1.data 142401211 # number of demand (read+write) hits 163411502SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_hits::total 142401211 # number of demand (read+write) hits 163511502SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_hits::cpu1.data 142575772 # number of overall hits 163611502SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_hits::total 142575772 # number of overall hits 163711502SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_misses::cpu1.data 2838030 # number of ReadReq misses 163811502SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_misses::total 2838030 # number of ReadReq misses 163911502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_misses::cpu1.data 1310627 # number of WriteReq misses 164011502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_misses::total 1310627 # number of WriteReq misses 164111502SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_misses::cpu1.data 624714 # number of SoftPFReq misses 164211502SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_misses::total 624714 # number of SoftPFReq misses 164311502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_misses::cpu1.data 447850 # number of WriteLineReq misses 164411502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_misses::total 447850 # number of WriteLineReq misses 164511502SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_misses::cpu1.data 162703 # number of LoadLockedReq misses 164611502SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_misses::total 162703 # number of LoadLockedReq misses 164711502SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_misses::cpu1.data 204676 # number of StoreCondReq misses 164811502SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_misses::total 204676 # number of StoreCondReq misses 164911502SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_misses::cpu1.data 4596507 # number of demand (read+write) misses 165011502SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_misses::total 4596507 # number of demand (read+write) misses 165111502SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_misses::cpu1.data 5221221 # number of overall misses 165211502SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_misses::total 5221221 # number of overall misses 165311502SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_miss_latency::cpu1.data 40862074000 # number of ReadReq miss cycles 165411502SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_miss_latency::total 40862074000 # number of ReadReq miss cycles 165511502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_miss_latency::cpu1.data 24688918000 # number of WriteReq miss cycles 165611502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_miss_latency::total 24688918000 # number of WriteReq miss cycles 165711502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_miss_latency::cpu1.data 10778682000 # number of WriteLineReq miss cycles 165811502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_miss_latency::total 10778682000 # number of WriteLineReq miss cycles 165911502SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 2442456000 # number of LoadLockedReq miss cycles 166011502SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_latency::total 2442456000 # number of LoadLockedReq miss cycles 166111502SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 5069864000 # number of StoreCondReq miss cycles 166211502SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_miss_latency::total 5069864000 # number of StoreCondReq miss cycles 166311502SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data 3108000 # number of StoreCondFailReq miss cycles 166411502SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondFailReq_miss_latency::total 3108000 # number of StoreCondFailReq miss cycles 166511502SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_miss_latency::cpu1.data 76329674000 # number of demand (read+write) miss cycles 166611502SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_miss_latency::total 76329674000 # number of demand (read+write) miss cycles 166711502SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_miss_latency::cpu1.data 76329674000 # number of overall miss cycles 166811502SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_miss_latency::total 76329674000 # number of overall miss cycles 166911502SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_accesses::cpu1.data 76591652 # number of ReadReq accesses(hits+misses) 167011502SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_accesses::total 76591652 # number of ReadReq accesses(hits+misses) 167111502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_accesses::cpu1.data 69796106 # number of WriteReq accesses(hits+misses) 167211502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_accesses::total 69796106 # number of WriteReq accesses(hits+misses) 167311502SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_accesses::cpu1.data 799275 # number of SoftPFReq accesses(hits+misses) 167411502SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_accesses::total 799275 # number of SoftPFReq accesses(hits+misses) 167511502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_accesses::cpu1.data 609960 # number of WriteLineReq accesses(hits+misses) 167611502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_accesses::total 609960 # number of WriteLineReq accesses(hits+misses) 167711502SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 1827879 # number of LoadLockedReq accesses(hits+misses) 167811502SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_accesses::total 1827879 # number of LoadLockedReq accesses(hits+misses) 167911502SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_accesses::cpu1.data 1826663 # number of StoreCondReq accesses(hits+misses) 168011502SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_accesses::total 1826663 # number of StoreCondReq accesses(hits+misses) 168111502SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_accesses::cpu1.data 146997718 # number of demand (read+write) accesses 168211502SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_accesses::total 146997718 # number of demand (read+write) accesses 168311502SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_accesses::cpu1.data 147796993 # number of overall (read+write) accesses 168411502SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_accesses::total 147796993 # number of overall (read+write) accesses 168511502SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.037054 # miss rate for ReadReq accesses 168611502SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_miss_rate::total 0.037054 # miss rate for ReadReq accesses 168711502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.018778 # miss rate for WriteReq accesses 168811502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_miss_rate::total 0.018778 # miss rate for WriteReq accesses 168911502SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data 0.781601 # miss rate for SoftPFReq accesses 169011502SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_miss_rate::total 0.781601 # miss rate for SoftPFReq accesses 169111502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_miss_rate::cpu1.data 0.734228 # miss rate for WriteLineReq accesses 169211502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_miss_rate::total 0.734228 # miss rate for WriteLineReq accesses 169311502SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.089012 # miss rate for LoadLockedReq accesses 169411502SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_rate::total 0.089012 # miss rate for LoadLockedReq accesses 169511502SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.112049 # miss rate for StoreCondReq accesses 169611502SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_miss_rate::total 0.112049 # miss rate for StoreCondReq accesses 169711502SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_miss_rate::cpu1.data 0.031269 # miss rate for demand accesses 169811502SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_miss_rate::total 0.031269 # miss rate for demand accesses 169911502SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_miss_rate::cpu1.data 0.035327 # miss rate for overall accesses 170011502SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_miss_rate::total 0.035327 # miss rate for overall accesses 170111502SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 14398.041599 # average ReadReq miss latency 170211502SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_avg_miss_latency::total 14398.041599 # average ReadReq miss latency 170311502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 18837.486180 # average WriteReq miss latency 170411502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_avg_miss_latency::total 18837.486180 # average WriteReq miss latency 170511502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_avg_miss_latency::cpu1.data 24067.616389 # average WriteLineReq miss latency 170611502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_avg_miss_latency::total 24067.616389 # average WriteLineReq miss latency 170711502SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 15011.745327 # average LoadLockedReq miss latency 170811502SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15011.745327 # average LoadLockedReq miss latency 170911502SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 24770.192890 # average StoreCondReq miss latency 171011502SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_avg_miss_latency::total 24770.192890 # average StoreCondReq miss latency 171110535SN/Asystem.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data inf # average StoreCondFailReq miss latency 171210535SN/Asystem.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency 171311502SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_avg_miss_latency::cpu1.data 16606.017134 # average overall miss latency 171411502SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_avg_miss_latency::total 16606.017134 # average overall miss latency 171511502SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_avg_miss_latency::cpu1.data 14619.123381 # average overall miss latency 171611502SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_avg_miss_latency::total 14619.123381 # average overall miss latency 171710535SN/Asystem.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 171810535SN/Asystem.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 171910535SN/Asystem.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 172010535SN/Asystem.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked 172110535SN/Asystem.cpu1.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 172210535SN/Asystem.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 172311502SCurtis.Dunham@arm.comsystem.cpu1.dcache.writebacks::writebacks 5018466 # number of writebacks 172411502SCurtis.Dunham@arm.comsystem.cpu1.dcache.writebacks::total 5018466 # number of writebacks 172511502SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 16365 # number of ReadReq MSHR hits 172611502SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_mshr_hits::total 16365 # number of ReadReq MSHR hits 172711502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 405 # number of WriteReq MSHR hits 172811502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_mshr_hits::total 405 # number of WriteReq MSHR hits 172911502SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 42163 # number of LoadLockedReq MSHR hits 173011502SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_hits::total 42163 # number of LoadLockedReq MSHR hits 173111502SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_mshr_hits::cpu1.data 16770 # number of demand (read+write) MSHR hits 173211502SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_mshr_hits::total 16770 # number of demand (read+write) MSHR hits 173311502SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_mshr_hits::cpu1.data 16770 # number of overall MSHR hits 173411502SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_mshr_hits::total 16770 # number of overall MSHR hits 173511502SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 2821665 # number of ReadReq MSHR misses 173611502SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_mshr_misses::total 2821665 # number of ReadReq MSHR misses 173711502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 1310222 # number of WriteReq MSHR misses 173811502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_mshr_misses::total 1310222 # number of WriteReq MSHR misses 173911502SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data 624714 # number of SoftPFReq MSHR misses 174011502SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_misses::total 624714 # number of SoftPFReq MSHR misses 174111502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_misses::cpu1.data 447850 # number of WriteLineReq MSHR misses 174211502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_misses::total 447850 # number of WriteLineReq MSHR misses 174311374Ssteve.reinhardt@amd.comsystem.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 120540 # number of LoadLockedReq MSHR misses 174411374Ssteve.reinhardt@amd.comsystem.cpu1.dcache.LoadLockedReq_mshr_misses::total 120540 # number of LoadLockedReq MSHR misses 174511502SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 204676 # number of StoreCondReq MSHR misses 174611502SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_misses::total 204676 # number of StoreCondReq MSHR misses 174711502SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_mshr_misses::cpu1.data 4579737 # number of demand (read+write) MSHR misses 174811502SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_mshr_misses::total 4579737 # number of demand (read+write) MSHR misses 174911502SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_mshr_misses::cpu1.data 5204451 # number of overall MSHR misses 175011502SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_mshr_misses::total 5204451 # number of overall MSHR misses 175111502SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data 11035 # number of ReadReq MSHR uncacheable 175211502SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable::total 11035 # number of ReadReq MSHR uncacheable 175311502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data 11949 # number of WriteReq MSHR uncacheable 175411502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_mshr_uncacheable::total 11949 # number of WriteReq MSHR uncacheable 175511502SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data 22984 # number of overall MSHR uncacheable misses 175611502SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_mshr_uncacheable_misses::total 22984 # number of overall MSHR uncacheable misses 175711502SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 37160053500 # number of ReadReq MSHR miss cycles 175811502SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_latency::total 37160053500 # number of ReadReq MSHR miss cycles 175911502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 23356658000 # number of WriteReq MSHR miss cycles 176011502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_latency::total 23356658000 # number of WriteReq MSHR miss cycles 176111502SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data 12967475000 # number of SoftPFReq MSHR miss cycles 176211502SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 12967475000 # number of SoftPFReq MSHR miss cycles 176311502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_miss_latency::cpu1.data 10330832000 # number of WriteLineReq MSHR miss cycles 176411502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_miss_latency::total 10330832000 # number of WriteLineReq MSHR miss cycles 176511502SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 1654542500 # number of LoadLockedReq MSHR miss cycles 176611502SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 1654542500 # number of LoadLockedReq MSHR miss cycles 176711502SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 4865246000 # number of StoreCondReq MSHR miss cycles 176811502SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 4865246000 # number of StoreCondReq MSHR miss cycles 176911502SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data 3050000 # number of StoreCondFailReq MSHR miss cycles 177011502SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total 3050000 # number of StoreCondFailReq MSHR miss cycles 177111502SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 70847543500 # number of demand (read+write) MSHR miss cycles 177211502SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_mshr_miss_latency::total 70847543500 # number of demand (read+write) MSHR miss cycles 177311502SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 83815018500 # number of overall MSHR miss cycles 177411502SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_mshr_miss_latency::total 83815018500 # number of overall MSHR miss cycles 177511502SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 1894238000 # number of ReadReq MSHR uncacheable cycles 177611502SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 1894238000 # number of ReadReq MSHR uncacheable cycles 177711502SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 1894238000 # number of overall MSHR uncacheable cycles 177811502SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_mshr_uncacheable_latency::total 1894238000 # number of overall MSHR uncacheable cycles 177911502SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.036840 # mshr miss rate for ReadReq accesses 178011502SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.036840 # mshr miss rate for ReadReq accesses 178111502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.018772 # mshr miss rate for WriteReq accesses 178211502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.018772 # mshr miss rate for WriteReq accesses 178311502SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data 0.781601 # mshr miss rate for SoftPFReq accesses 178411502SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_miss_rate::total 0.781601 # mshr miss rate for SoftPFReq accesses 178511502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_miss_rate::cpu1.data 0.734228 # mshr miss rate for WriteLineReq accesses 178611502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_miss_rate::total 0.734228 # mshr miss rate for WriteLineReq accesses 178711502SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.065945 # mshr miss rate for LoadLockedReq accesses 178811502SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.065945 # mshr miss rate for LoadLockedReq accesses 178911502SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.112049 # mshr miss rate for StoreCondReq accesses 179011502SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.112049 # mshr miss rate for StoreCondReq accesses 179111502SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.031155 # mshr miss rate for demand accesses 179211502SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_mshr_miss_rate::total 0.031155 # mshr miss rate for demand accesses 179311502SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.035214 # mshr miss rate for overall accesses 179411502SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_mshr_miss_rate::total 0.035214 # mshr miss rate for overall accesses 179511502SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13169.548299 # average ReadReq mshr miss latency 179611502SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13169.548299 # average ReadReq mshr miss latency 179711502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 17826.488946 # average WriteReq mshr miss latency 179811502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 17826.488946 # average WriteReq mshr miss latency 179911502SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 20757.458613 # average SoftPFReq mshr miss latency 180011502SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 20757.458613 # average SoftPFReq mshr miss latency 180111502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::cpu1.data 23067.616389 # average WriteLineReq mshr miss latency 180211502SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::total 23067.616389 # average WriteLineReq mshr miss latency 180311502SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 13726.086776 # average LoadLockedReq mshr miss latency 180411502SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13726.086776 # average LoadLockedReq mshr miss latency 180511502SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 23770.476265 # average StoreCondReq mshr miss latency 180611502SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 23770.476265 # average StoreCondReq mshr miss latency 180710535SN/Asystem.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data inf # average StoreCondFailReq mshr miss latency 180810535SN/Asystem.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency 180911502SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 15469.784291 # average overall mshr miss latency 181011502SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_avg_mshr_miss_latency::total 15469.784291 # average overall mshr miss latency 181111502SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 16104.487966 # average overall mshr miss latency 181211502SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_avg_mshr_miss_latency::total 16104.487966 # average overall mshr miss latency 181311502SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 171657.272315 # average ReadReq mshr uncacheable latency 181411502SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 171657.272315 # average ReadReq mshr uncacheable latency 181511502SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 82415.506439 # average overall mshr uncacheable latency 181611502SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 82415.506439 # average overall mshr uncacheable latency 181711502SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.replacements 4797887 # number of replacements 181811502SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.tagsinuse 496.259979 # Cycle average of tags in use 181911502SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.total_refs 416090013 # Total number of references to valid blocks. 182011502SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.sampled_refs 4798399 # Sample count of references to valid blocks. 182111502SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.avg_refs 86.714342 # Average number of references to valid blocks. 182211502SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.warmup_cycle 8378704245000 # Cycle when the warmup percentage was hit. 182311502SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.occ_blocks::cpu1.inst 496.259979 # Average occupied blocks per requestor 182411502SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.occ_percent::cpu1.inst 0.969258 # Average percentage of cache occupancy 182511502SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.occ_percent::total 0.969258 # Average percentage of cache occupancy 182610535SN/Asystem.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 182711502SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.age_task_id_blocks_1024::0 50 # Occupied blocks per task id 182811502SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.age_task_id_blocks_1024::1 277 # Occupied blocks per task id 182911502SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.age_task_id_blocks_1024::2 180 # Occupied blocks per task id 183011502SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.age_task_id_blocks_1024::3 5 # Occupied blocks per task id 183110535SN/Asystem.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 183211502SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.tag_accesses 846575240 # Number of tag accesses 183311502SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.data_accesses 846575240 # Number of data accesses 183411502SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_hits::cpu1.inst 416090013 # number of ReadReq hits 183511502SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_hits::total 416090013 # number of ReadReq hits 183611502SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_hits::cpu1.inst 416090013 # number of demand (read+write) hits 183711502SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_hits::total 416090013 # number of demand (read+write) hits 183811502SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_hits::cpu1.inst 416090013 # number of overall hits 183911502SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_hits::total 416090013 # number of overall hits 184011502SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_misses::cpu1.inst 4798405 # number of ReadReq misses 184111502SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_misses::total 4798405 # number of ReadReq misses 184211502SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_misses::cpu1.inst 4798405 # number of demand (read+write) misses 184311502SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_misses::total 4798405 # number of demand (read+write) misses 184411502SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_misses::cpu1.inst 4798405 # number of overall misses 184511502SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_misses::total 4798405 # number of overall misses 184611502SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_miss_latency::cpu1.inst 50998473000 # number of ReadReq miss cycles 184711502SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_miss_latency::total 50998473000 # number of ReadReq miss cycles 184811502SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_miss_latency::cpu1.inst 50998473000 # number of demand (read+write) miss cycles 184911502SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_miss_latency::total 50998473000 # number of demand (read+write) miss cycles 185011502SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_miss_latency::cpu1.inst 50998473000 # number of overall miss cycles 185111502SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_miss_latency::total 50998473000 # number of overall miss cycles 185211502SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_accesses::cpu1.inst 420888418 # number of ReadReq accesses(hits+misses) 185311502SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_accesses::total 420888418 # number of ReadReq accesses(hits+misses) 185411502SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_accesses::cpu1.inst 420888418 # number of demand (read+write) accesses 185511502SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_accesses::total 420888418 # number of demand (read+write) accesses 185611502SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_accesses::cpu1.inst 420888418 # number of overall (read+write) accesses 185711502SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_accesses::total 420888418 # number of overall (read+write) accesses 185811502SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.011401 # miss rate for ReadReq accesses 185911502SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_miss_rate::total 0.011401 # miss rate for ReadReq accesses 186011502SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_miss_rate::cpu1.inst 0.011401 # miss rate for demand accesses 186111502SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_miss_rate::total 0.011401 # miss rate for demand accesses 186211502SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_miss_rate::cpu1.inst 0.011401 # miss rate for overall accesses 186311502SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_miss_rate::total 0.011401 # miss rate for overall accesses 186411502SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 10628.213542 # average ReadReq miss latency 186511502SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_avg_miss_latency::total 10628.213542 # average ReadReq miss latency 186611502SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_avg_miss_latency::cpu1.inst 10628.213542 # average overall miss latency 186711502SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_avg_miss_latency::total 10628.213542 # average overall miss latency 186811502SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_avg_miss_latency::cpu1.inst 10628.213542 # average overall miss latency 186911502SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_avg_miss_latency::total 10628.213542 # average overall miss latency 187010535SN/Asystem.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 187110535SN/Asystem.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 187210535SN/Asystem.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked 187310535SN/Asystem.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked 187410535SN/Asystem.cpu1.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 187510535SN/Asystem.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 187611502SCurtis.Dunham@arm.comsystem.cpu1.icache.writebacks::writebacks 4797887 # number of writebacks 187711502SCurtis.Dunham@arm.comsystem.cpu1.icache.writebacks::total 4797887 # number of writebacks 187811502SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 4798405 # number of ReadReq MSHR misses 187911502SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_mshr_misses::total 4798405 # number of ReadReq MSHR misses 188011502SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_mshr_misses::cpu1.inst 4798405 # number of demand (read+write) MSHR misses 188111502SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_mshr_misses::total 4798405 # number of demand (read+write) MSHR misses 188211502SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_mshr_misses::cpu1.inst 4798405 # number of overall MSHR misses 188311502SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_mshr_misses::total 4798405 # number of overall MSHR misses 188410827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable::cpu1.inst 110 # number of ReadReq MSHR uncacheable 188510827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable::total 110 # number of ReadReq MSHR uncacheable 188610827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_misses::cpu1.inst 110 # number of overall MSHR uncacheable misses 188710827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_misses::total 110 # number of overall MSHR uncacheable misses 188811502SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 48599271000 # number of ReadReq MSHR miss cycles 188911502SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_latency::total 48599271000 # number of ReadReq MSHR miss cycles 189011502SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 48599271000 # number of demand (read+write) MSHR miss cycles 189111502SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_mshr_miss_latency::total 48599271000 # number of demand (read+write) MSHR miss cycles 189211502SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 48599271000 # number of overall MSHR miss cycles 189311502SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_mshr_miss_latency::total 48599271000 # number of overall MSHR miss cycles 189411502SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 10226500 # number of ReadReq MSHR uncacheable cycles 189511502SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 10226500 # number of ReadReq MSHR uncacheable cycles 189611502SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 10226500 # number of overall MSHR uncacheable cycles 189711502SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_latency::total 10226500 # number of overall MSHR uncacheable cycles 189811502SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.011401 # mshr miss rate for ReadReq accesses 189911502SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_rate::total 0.011401 # mshr miss rate for ReadReq accesses 190011502SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.011401 # mshr miss rate for demand accesses 190111502SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_mshr_miss_rate::total 0.011401 # mshr miss rate for demand accesses 190211502SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.011401 # mshr miss rate for overall accesses 190311502SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_mshr_miss_rate::total 0.011401 # mshr miss rate for overall accesses 190411502SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 10128.213646 # average ReadReq mshr miss latency 190511502SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 10128.213646 # average ReadReq mshr miss latency 190611502SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 10128.213646 # average overall mshr miss latency 190711502SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_avg_mshr_miss_latency::total 10128.213646 # average overall mshr miss latency 190811502SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 10128.213646 # average overall mshr miss latency 190911502SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_avg_mshr_miss_latency::total 10128.213646 # average overall mshr miss latency 191011502SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 92968.181818 # average ReadReq mshr uncacheable latency 191111502SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total 92968.181818 # average ReadReq mshr uncacheable latency 191211502SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 92968.181818 # average overall mshr uncacheable latency 191311502SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_avg_mshr_uncacheable_latency::total 92968.181818 # average overall mshr uncacheable latency 191411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.prefetcher.num_hwpf_issued 6995617 # number of hwpf issued 191511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.prefetcher.pfIdentified 6995617 # number of prefetch candidates identified 191611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.prefetcher.pfBufferHit 0 # number of redundant prefetches already in prefetch queue 191710628SN/Asystem.cpu1.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 191810628SN/Asystem.cpu1.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size 191911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.prefetcher.pfSpanPage 854583 # number of prefetches not generated due to page crossing 192011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.replacements 1970256 # number of replacements 192111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.tagsinuse 13301.448664 # Cycle average of tags in use 192211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.total_refs 14231615 # Total number of references to valid blocks. 192311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.sampled_refs 1985806 # Sample count of references to valid blocks. 192411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.avg_refs 7.166669 # Average number of references to valid blocks. 192511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.warmup_cycle 10058718427000 # Cycle when the warmup percentage was hit. 192611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_blocks::writebacks 12287.437490 # Average occupied blocks per requestor 192711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker 44.190300 # Average occupied blocks per requestor 192811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker 64.411311 # Average occupied blocks per requestor 192911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher 905.409563 # Average occupied blocks per requestor 193011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_percent::writebacks 0.749966 # Average percentage of cache occupancy 193111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker 0.002697 # Average percentage of cache occupancy 193211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker 0.003931 # Average percentage of cache occupancy 193311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher 0.055262 # Average percentage of cache occupancy 193411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_percent::total 0.811856 # Average percentage of cache occupancy 193511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_task_id_blocks::1022 1582 # Occupied blocks per task id 193611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_task_id_blocks::1023 79 # Occupied blocks per task id 193711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_task_id_blocks::1024 13889 # Occupied blocks per task id 193811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::2 228 # Occupied blocks per task id 193911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::3 690 # Occupied blocks per task id 194011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::4 664 # Occupied blocks per task id 194111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::2 9 # Occupied blocks per task id 194211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::3 38 # Occupied blocks per task id 194311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::4 32 # Occupied blocks per task id 194411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::0 11 # Occupied blocks per task id 194511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::1 182 # Occupied blocks per task id 194611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::2 2519 # Occupied blocks per task id 194711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::3 5802 # Occupied blocks per task id 194811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::4 5375 # Occupied blocks per task id 194911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_task_id_percent::1022 0.096558 # Percentage of cache occupancy per task id 195011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_task_id_percent::1023 0.004822 # Percentage of cache occupancy per task id 195111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_task_id_percent::1024 0.847717 # Percentage of cache occupancy per task id 195211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.tag_accesses 333785497 # Number of tag accesses 195311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.data_accesses 333785497 # Number of data accesses 195411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker 241732 # number of ReadReq hits 195511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker 150683 # number of ReadReq hits 195611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_hits::total 392415 # number of ReadReq hits 195711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.WritebackDirty_hits::writebacks 3174179 # number of WritebackDirty hits 195811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.WritebackDirty_hits::total 3174179 # number of WritebackDirty hits 195911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.WritebackClean_hits::writebacks 6641283 # number of WritebackClean hits 196011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.WritebackClean_hits::total 6641283 # number of WritebackClean hits 196111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_hits::cpu1.data 549 # number of UpgradeReq hits 196211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_hits::total 549 # number of UpgradeReq hits 196311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_hits::cpu1.data 848093 # number of ReadExReq hits 196411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_hits::total 848093 # number of ReadExReq hits 196511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst 4339488 # number of ReadCleanReq hits 196611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_hits::total 4339488 # number of ReadCleanReq hits 196711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_hits::cpu1.data 2669176 # number of ReadSharedReq hits 196811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_hits::total 2669176 # number of ReadSharedReq hits 196911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_hits::cpu1.data 193952 # number of InvalidateReq hits 197011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_hits::total 193952 # number of InvalidateReq hits 197111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.dtb.walker 241732 # number of demand (read+write) hits 197211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.itb.walker 150683 # number of demand (read+write) hits 197311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.inst 4339488 # number of demand (read+write) hits 197411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.data 3517269 # number of demand (read+write) hits 197511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_hits::total 8249172 # number of demand (read+write) hits 197611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.dtb.walker 241732 # number of overall hits 197711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.itb.walker 150683 # number of overall hits 197811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.inst 4339488 # number of overall hits 197911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.data 3517269 # number of overall hits 198011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_hits::total 8249172 # number of overall hits 198111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker 10752 # number of ReadReq misses 198211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker 9335 # number of ReadReq misses 198311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_misses::total 20087 # number of ReadReq misses 198411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_misses::cpu1.data 209731 # number of UpgradeReq misses 198511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_misses::total 209731 # number of UpgradeReq misses 198611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data 204666 # number of SCUpgradeReq misses 198711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_misses::total 204666 # number of SCUpgradeReq misses 198811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_misses::cpu1.data 10 # number of SCUpgradeFailReq misses 198911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_misses::total 10 # number of SCUpgradeFailReq misses 199011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_misses::cpu1.data 253892 # number of ReadExReq misses 199111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_misses::total 253892 # number of ReadExReq misses 199211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst 458917 # number of ReadCleanReq misses 199311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_misses::total 458917 # number of ReadCleanReq misses 199411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_misses::cpu1.data 897743 # number of ReadSharedReq misses 199511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_misses::total 897743 # number of ReadSharedReq misses 199611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_misses::cpu1.data 252003 # number of InvalidateReq misses 199711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_misses::total 252003 # number of InvalidateReq misses 199811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.dtb.walker 10752 # number of demand (read+write) misses 199911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.itb.walker 9335 # number of demand (read+write) misses 200011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.inst 458917 # number of demand (read+write) misses 200111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.data 1151635 # number of demand (read+write) misses 200211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_misses::total 1630639 # number of demand (read+write) misses 200311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.dtb.walker 10752 # number of overall misses 200411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.itb.walker 9335 # number of overall misses 200511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.inst 458917 # number of overall misses 200611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.data 1151635 # number of overall misses 200711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_misses::total 1630639 # number of overall misses 200811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker 421263500 # number of ReadReq miss cycles 200911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker 385353500 # number of ReadReq miss cycles 201011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_miss_latency::total 806617000 # number of ReadReq miss cycles 201111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data 1909199500 # number of UpgradeReq miss cycles 201211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_latency::total 1909199500 # number of UpgradeReq miss cycles 201311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data 1509536500 # number of SCUpgradeReq miss cycles 201411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_latency::total 1509536500 # number of SCUpgradeReq miss cycles 201511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data 2962499 # number of SCUpgradeFailReq miss cycles 201611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total 2962499 # number of SCUpgradeFailReq miss cycles 201711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data 10235182000 # number of ReadExReq miss cycles 201811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_miss_latency::total 10235182000 # number of ReadExReq miss cycles 201911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst 15333921500 # number of ReadCleanReq miss cycles 202011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_miss_latency::total 15333921500 # number of ReadCleanReq miss cycles 202111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data 29041295500 # number of ReadSharedReq miss cycles 202211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_miss_latency::total 29041295500 # number of ReadSharedReq miss cycles 202311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_miss_latency::cpu1.data 413814500 # number of InvalidateReq miss cycles 202411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_miss_latency::total 413814500 # number of InvalidateReq miss cycles 202511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker 421263500 # number of demand (read+write) miss cycles 202611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker 385353500 # number of demand (read+write) miss cycles 202711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.inst 15333921500 # number of demand (read+write) miss cycles 202811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.data 39276477500 # number of demand (read+write) miss cycles 202911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_miss_latency::total 55417016000 # number of demand (read+write) miss cycles 203011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker 421263500 # number of overall miss cycles 203111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker 385353500 # number of overall miss cycles 203211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.inst 15333921500 # number of overall miss cycles 203311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.data 39276477500 # number of overall miss cycles 203411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_miss_latency::total 55417016000 # number of overall miss cycles 203511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker 252484 # number of ReadReq accesses(hits+misses) 203611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker 160018 # number of ReadReq accesses(hits+misses) 203711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_accesses::total 412502 # number of ReadReq accesses(hits+misses) 203811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.WritebackDirty_accesses::writebacks 3174179 # number of WritebackDirty accesses(hits+misses) 203911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.WritebackDirty_accesses::total 3174179 # number of WritebackDirty accesses(hits+misses) 204011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.WritebackClean_accesses::writebacks 6641283 # number of WritebackClean accesses(hits+misses) 204111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.WritebackClean_accesses::total 6641283 # number of WritebackClean accesses(hits+misses) 204211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_accesses::cpu1.data 210280 # number of UpgradeReq accesses(hits+misses) 204311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_accesses::total 210280 # number of UpgradeReq accesses(hits+misses) 204411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data 204666 # number of SCUpgradeReq accesses(hits+misses) 204511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_accesses::total 204666 # number of SCUpgradeReq accesses(hits+misses) 204611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_accesses::cpu1.data 10 # number of SCUpgradeFailReq accesses(hits+misses) 204711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_accesses::total 10 # number of SCUpgradeFailReq accesses(hits+misses) 204811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_accesses::cpu1.data 1101985 # number of ReadExReq accesses(hits+misses) 204911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_accesses::total 1101985 # number of ReadExReq accesses(hits+misses) 205011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst 4798405 # number of ReadCleanReq accesses(hits+misses) 205111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_accesses::total 4798405 # number of ReadCleanReq accesses(hits+misses) 205211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data 3566919 # number of ReadSharedReq accesses(hits+misses) 205311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_accesses::total 3566919 # number of ReadSharedReq accesses(hits+misses) 205411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_accesses::cpu1.data 445955 # number of InvalidateReq accesses(hits+misses) 205511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_accesses::total 445955 # number of InvalidateReq accesses(hits+misses) 205611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.dtb.walker 252484 # number of demand (read+write) accesses 205711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.itb.walker 160018 # number of demand (read+write) accesses 205811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.inst 4798405 # number of demand (read+write) accesses 205911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.data 4668904 # number of demand (read+write) accesses 206011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_accesses::total 9879811 # number of demand (read+write) accesses 206111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.dtb.walker 252484 # number of overall (read+write) accesses 206211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.itb.walker 160018 # number of overall (read+write) accesses 206311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.inst 4798405 # number of overall (read+write) accesses 206411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.data 4668904 # number of overall (read+write) accesses 206511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_accesses::total 9879811 # number of overall (read+write) accesses 206611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker 0.042585 # miss rate for ReadReq accesses 206711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker 0.058337 # miss rate for ReadReq accesses 206811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::total 0.048696 # miss rate for ReadReq accesses 206911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data 0.997389 # miss rate for UpgradeReq accesses 207011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_rate::total 0.997389 # miss rate for UpgradeReq accesses 207111201Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data 1 # miss rate for SCUpgradeReq accesses 207211201Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_rate::total 1 # miss rate for SCUpgradeReq accesses 207310535SN/Asystem.cpu1.l2cache.SCUpgradeFailReq_miss_rate::cpu1.data 1 # miss rate for SCUpgradeFailReq accesses 207410535SN/Asystem.cpu1.l2cache.SCUpgradeFailReq_miss_rate::total 1 # miss rate for SCUpgradeFailReq accesses 207511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data 0.230395 # miss rate for ReadExReq accesses 207611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_miss_rate::total 0.230395 # miss rate for ReadExReq accesses 207711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst 0.095639 # miss rate for ReadCleanReq accesses 207811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_miss_rate::total 0.095639 # miss rate for ReadCleanReq accesses 207911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data 0.251686 # miss rate for ReadSharedReq accesses 208011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_miss_rate::total 0.251686 # miss rate for ReadSharedReq accesses 208111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_miss_rate::cpu1.data 0.565086 # miss rate for InvalidateReq accesses 208211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_miss_rate::total 0.565086 # miss rate for InvalidateReq accesses 208311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker 0.042585 # miss rate for demand accesses 208411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker 0.058337 # miss rate for demand accesses 208511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.inst 0.095639 # miss rate for demand accesses 208611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.data 0.246661 # miss rate for demand accesses 208711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_miss_rate::total 0.165048 # miss rate for demand accesses 208811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker 0.042585 # miss rate for overall accesses 208911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker 0.058337 # miss rate for overall accesses 209011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.inst 0.095639 # miss rate for overall accesses 209111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.data 0.246661 # miss rate for overall accesses 209211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_miss_rate::total 0.165048 # miss rate for overall accesses 209311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 39180.013021 # average ReadReq miss latency 209411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 41280.503482 # average ReadReq miss latency 209511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_avg_miss_latency::total 40156.170658 # average ReadReq miss latency 209611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data 9103.086811 # average UpgradeReq miss latency 209711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 9103.086811 # average UpgradeReq miss latency 209811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data 7375.609530 # average SCUpgradeReq miss latency 209911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total 7375.609530 # average SCUpgradeReq miss latency 210011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data 296249.900000 # average SCUpgradeFailReq miss latency 210111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total 296249.900000 # average SCUpgradeFailReq miss latency 210211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 40313.133143 # average ReadExReq miss latency 210311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_avg_miss_latency::total 40313.133143 # average ReadExReq miss latency 210411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 33413.278436 # average ReadCleanReq miss latency 210511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 33413.278436 # average ReadCleanReq miss latency 210611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 32349.230793 # average ReadSharedReq miss latency 210711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 32349.230793 # average ReadSharedReq miss latency 210811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_avg_miss_latency::cpu1.data 1642.101483 # average InvalidateReq miss latency 210911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_avg_miss_latency::total 1642.101483 # average InvalidateReq miss latency 211011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 39180.013021 # average overall miss latency 211111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 41280.503482 # average overall miss latency 211211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 33413.278436 # average overall miss latency 211311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 34104.970325 # average overall miss latency 211411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::total 33984.846431 # average overall miss latency 211511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 39180.013021 # average overall miss latency 211611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 41280.503482 # average overall miss latency 211711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 33413.278436 # average overall miss latency 211811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 34104.970325 # average overall miss latency 211911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::total 33984.846431 # average overall miss latency 212010628SN/Asystem.cpu1.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 212110535SN/Asystem.cpu1.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 212210628SN/Asystem.cpu1.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 212310535SN/Asystem.cpu1.l2cache.blocked::no_targets 0 # number of cycles access was blocked 212410628SN/Asystem.cpu1.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 212510535SN/Asystem.cpu1.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 212611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.unused_prefetches 39843 # number of HardPF blocks evicted w/o reference 212711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.writebacks::writebacks 1100180 # number of writebacks 212811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.writebacks::total 1100180 # number of writebacks 212911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data 4729 # number of ReadExReq MSHR hits 213011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_hits::total 4729 # number of ReadExReq MSHR hits 213111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_hits::cpu1.data 266 # number of ReadSharedReq MSHR hits 213211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_hits::total 266 # number of ReadSharedReq MSHR hits 213311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_hits::cpu1.data 2 # number of InvalidateReq MSHR hits 213411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_hits::total 2 # number of InvalidateReq MSHR hits 213511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_hits::cpu1.data 4995 # number of demand (read+write) MSHR hits 213611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_hits::total 4995 # number of demand (read+write) MSHR hits 213711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_hits::cpu1.data 4995 # number of overall MSHR hits 213811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_hits::total 4995 # number of overall MSHR hits 213911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker 10752 # number of ReadReq MSHR misses 214011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker 9335 # number of ReadReq MSHR misses 214111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_misses::total 20087 # number of ReadReq MSHR misses 214211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher 687556 # number of HardPFReq MSHR misses 214311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_misses::total 687556 # number of HardPFReq MSHR misses 214411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data 209731 # number of UpgradeReq MSHR misses 214511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_misses::total 209731 # number of UpgradeReq MSHR misses 214611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data 204666 # number of SCUpgradeReq MSHR misses 214711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_misses::total 204666 # number of SCUpgradeReq MSHR misses 214811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::cpu1.data 10 # number of SCUpgradeFailReq MSHR misses 214911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::total 10 # number of SCUpgradeFailReq MSHR misses 215011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data 249163 # number of ReadExReq MSHR misses 215111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_misses::total 249163 # number of ReadExReq MSHR misses 215211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst 458917 # number of ReadCleanReq MSHR misses 215311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_misses::total 458917 # number of ReadCleanReq MSHR misses 215411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data 897477 # number of ReadSharedReq MSHR misses 215511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_misses::total 897477 # number of ReadSharedReq MSHR misses 215611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_misses::cpu1.data 252001 # number of InvalidateReq MSHR misses 215711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_misses::total 252001 # number of InvalidateReq MSHR misses 215811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker 10752 # number of demand (read+write) MSHR misses 215911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker 9335 # number of demand (read+write) MSHR misses 216011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.inst 458917 # number of demand (read+write) MSHR misses 216111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.data 1146640 # number of demand (read+write) MSHR misses 216211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_misses::total 1625644 # number of demand (read+write) MSHR misses 216311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker 10752 # number of overall MSHR misses 216411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker 9335 # number of overall MSHR misses 216511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.inst 458917 # number of overall MSHR misses 216611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.data 1146640 # number of overall MSHR misses 216711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher 687556 # number of overall MSHR misses 216811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_misses::total 2313200 # number of overall MSHR misses 216910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.inst 110 # number of ReadReq MSHR uncacheable 217011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.data 11035 # number of ReadReq MSHR uncacheable 217111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable::total 11145 # number of ReadReq MSHR uncacheable 217211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.WriteReq_mshr_uncacheable::cpu1.data 11949 # number of WriteReq MSHR uncacheable 217311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.WriteReq_mshr_uncacheable::total 11949 # number of WriteReq MSHR uncacheable 217410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.inst 110 # number of overall MSHR uncacheable misses 217511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.data 22984 # number of overall MSHR uncacheable misses 217611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_misses::total 23094 # number of overall MSHR uncacheable misses 217711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker 356751500 # number of ReadReq MSHR miss cycles 217811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker 329343500 # number of ReadReq MSHR miss cycles 217911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_latency::total 686095000 # number of ReadReq MSHR miss cycles 218011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher 27876431726 # number of HardPFReq MSHR miss cycles 218111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_latency::total 27876431726 # number of HardPFReq MSHR miss cycles 218211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data 4396610500 # number of UpgradeReq MSHR miss cycles 218311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total 4396610500 # number of UpgradeReq MSHR miss cycles 218411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data 3329007000 # number of SCUpgradeReq MSHR miss cycles 218511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total 3329007000 # number of SCUpgradeReq MSHR miss cycles 218611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data 2614499 # number of SCUpgradeFailReq MSHR miss cycles 218711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 2614499 # number of SCUpgradeFailReq MSHR miss cycles 218811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data 8260901500 # number of ReadExReq MSHR miss cycles 218911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 8260901500 # number of ReadExReq MSHR miss cycles 219011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst 12580419500 # number of ReadCleanReq MSHR miss cycles 219111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total 12580419500 # number of ReadCleanReq MSHR miss cycles 219211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data 23624853500 # number of ReadSharedReq MSHR miss cycles 219311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 23624853500 # number of ReadSharedReq MSHR miss cycles 219411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_miss_latency::cpu1.data 6839135500 # number of InvalidateReq MSHR miss cycles 219511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_miss_latency::total 6839135500 # number of InvalidateReq MSHR miss cycles 219611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker 356751500 # number of demand (read+write) MSHR miss cycles 219711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker 329343500 # number of demand (read+write) MSHR miss cycles 219811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst 12580419500 # number of demand (read+write) MSHR miss cycles 219911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data 31885755000 # number of demand (read+write) MSHR miss cycles 220011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::total 45152269500 # number of demand (read+write) MSHR miss cycles 220111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker 356751500 # number of overall MSHR miss cycles 220211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker 329343500 # number of overall MSHR miss cycles 220311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst 12580419500 # number of overall MSHR miss cycles 220411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data 31885755000 # number of overall MSHR miss cycles 220511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 27876431726 # number of overall MSHR miss cycles 220611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::total 73028701226 # number of overall MSHR miss cycles 220711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst 9401500 # number of ReadReq MSHR uncacheable cycles 220811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data 1805437500 # number of ReadReq MSHR uncacheable cycles 220911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total 1814839000 # number of ReadReq MSHR uncacheable cycles 221011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst 9401500 # number of overall MSHR uncacheable cycles 221111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data 1805437500 # number of overall MSHR uncacheable cycles 221211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_latency::total 1814839000 # number of overall MSHR uncacheable cycles 221311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.042585 # mshr miss rate for ReadReq accesses 221411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.058337 # mshr miss rate for ReadReq accesses 221511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_rate::total 0.048696 # mshr miss rate for ReadReq accesses 221610535SN/Asystem.cpu1.l2cache.HardPFReq_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 221710535SN/Asystem.cpu1.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses 221811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data 0.997389 # mshr miss rate for UpgradeReq accesses 221911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total 0.997389 # mshr miss rate for UpgradeReq accesses 222011201Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for SCUpgradeReq accesses 222111201Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeReq accesses 222210535SN/Asystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for SCUpgradeFailReq accesses 222310535SN/Asystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeFailReq accesses 222411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data 0.226104 # mshr miss rate for ReadExReq accesses 222511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_rate::total 0.226104 # mshr miss rate for ReadExReq accesses 222611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst 0.095639 # mshr miss rate for ReadCleanReq accesses 222711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total 0.095639 # mshr miss rate for ReadCleanReq accesses 222811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data 0.251611 # mshr miss rate for ReadSharedReq accesses 222911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total 0.251611 # mshr miss rate for ReadSharedReq accesses 223011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_miss_rate::cpu1.data 0.565082 # mshr miss rate for InvalidateReq accesses 223111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_miss_rate::total 0.565082 # mshr miss rate for InvalidateReq accesses 223211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker 0.042585 # mshr miss rate for demand accesses 223311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker 0.058337 # mshr miss rate for demand accesses 223411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst 0.095639 # mshr miss rate for demand accesses 223511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data 0.245591 # mshr miss rate for demand accesses 223611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::total 0.164542 # mshr miss rate for demand accesses 223711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker 0.042585 # mshr miss rate for overall accesses 223811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker 0.058337 # mshr miss rate for overall accesses 223911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst 0.095639 # mshr miss rate for overall accesses 224011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data 0.245591 # mshr miss rate for overall accesses 224110535SN/Asystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for overall accesses 224211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::total 0.234134 # mshr miss rate for overall accesses 224311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 33180.013021 # average ReadReq mshr miss latency 224411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 35280.503482 # average ReadReq mshr miss latency 224511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 34156.170658 # average ReadReq mshr miss latency 224611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 40544.234544 # average HardPFReq mshr miss latency 224711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 40544.234544 # average HardPFReq mshr miss latency 224811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 20963.093200 # average UpgradeReq mshr miss latency 224911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 20963.093200 # average UpgradeReq mshr miss latency 225011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 16265.559497 # average SCUpgradeReq mshr miss latency 225111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 16265.559497 # average SCUpgradeReq mshr miss latency 225211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data 261449.900000 # average SCUpgradeFailReq mshr miss latency 225311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 261449.900000 # average SCUpgradeFailReq mshr miss latency 225411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 33154.607626 # average ReadExReq mshr miss latency 225511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 33154.607626 # average ReadExReq mshr miss latency 225611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 27413.278436 # average ReadCleanReq mshr miss latency 225711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 27413.278436 # average ReadCleanReq mshr miss latency 225811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 26323.631135 # average ReadSharedReq mshr miss latency 225911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 26323.631135 # average ReadSharedReq mshr miss latency 226011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu1.data 27139.318892 # average InvalidateReq mshr miss latency 226111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_avg_mshr_miss_latency::total 27139.318892 # average InvalidateReq mshr miss latency 226211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 33180.013021 # average overall mshr miss latency 226311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 35280.503482 # average overall mshr miss latency 226411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 27413.278436 # average overall mshr miss latency 226511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 27807.991174 # average overall mshr miss latency 226611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::total 27775.004552 # average overall mshr miss latency 226711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 33180.013021 # average overall mshr miss latency 226811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 35280.503482 # average overall mshr miss latency 226911502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 27413.278436 # average overall mshr miss latency 227011502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 27807.991174 # average overall mshr miss latency 227111502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 40544.234544 # average overall mshr miss latency 227211502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::total 31570.422456 # average overall mshr miss latency 227311502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 85468.181818 # average ReadReq mshr uncacheable latency 227411502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 163610.104214 # average ReadReq mshr uncacheable latency 227511502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 162838.851503 # average ReadReq mshr uncacheable latency 227611502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst 85468.181818 # average overall mshr uncacheable latency 227711502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data 78551.927428 # average overall mshr uncacheable latency 227811502SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total 78584.870529 # average overall mshr uncacheable latency 227911502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.snoop_filter.tot_requests 20384822 # Total number of requests made to the snoop filter. 228011502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.snoop_filter.hit_single_requests 10471744 # Number of requests hitting in the snoop filter with a single holder of the requested data. 228111502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.snoop_filter.hit_multi_requests 887 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 228211502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.snoop_filter.tot_snoops 1760623 # Total number of snoops made to the snoop filter. 228311502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.snoop_filter.hit_single_snoops 1760449 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 228411502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.snoop_filter.hit_multi_snoops 174 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 228511502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadReq 491097 # Transaction distribution 228611502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadResp 8950741 # Transaction distribution 228711502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::WriteReq 11949 # Transaction distribution 228811502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::WriteResp 11949 # Transaction distribution 228911502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::WritebackDirty 4279928 # Transaction distribution 229011502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::WritebackClean 6642170 # Transaction distribution 229111502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::CleanEvict 2284917 # Transaction distribution 229211502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::HardPFReq 836860 # Transaction distribution 229311502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::UpgradeReq 390891 # Transaction distribution 229411502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::SCUpgradeReq 375101 # Transaction distribution 229511502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::UpgradeResp 483493 # Transaction distribution 229611502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq 67 # Transaction distribution 229711502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::UpgradeFailResp 115 # Transaction distribution 229811502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadExReq 1131381 # Transaction distribution 229911502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadExResp 1109621 # Transaction distribution 230011502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadCleanReq 4798405 # Transaction distribution 230111502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadSharedReq 4426002 # Transaction distribution 230211502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::InvalidateReq 496716 # Transaction distribution 230311502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::InvalidateResp 445955 # Transaction distribution 230411502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 14394916 # Packet count per connected master and slave (bytes) 230511502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 16294669 # Packet count per connected master and slave (bytes) 230611502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 336160 # Packet count per connected master and slave (bytes) 230711502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 556294 # Packet count per connected master and slave (bytes) 230811502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.pkt_count::total 31582039 # Packet count per connected master and slave (bytes) 230911502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 614163064 # Cumulative packet size per connected master and slave (bytes) 231011502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 626579614 # Cumulative packet size per connected master and slave (bytes) 231111502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 1280144 # Cumulative packet size per connected master and slave (bytes) 231211502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 2019872 # Cumulative packet size per connected master and slave (bytes) 231311502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.pkt_size::total 1244042694 # Cumulative packet size per connected master and slave (bytes) 231411502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.snoops 5755928 # Total snoops (count) 231511502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.snoop_fanout::samples 16349135 # Request fanout histogram 231611502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.snoop_fanout::mean 0.122449 # Request fanout histogram 231711502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.snoop_fanout::stdev 0.327837 # Request fanout histogram 231810535SN/Asystem.cpu1.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 231911502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.snoop_fanout::0 14347367 87.76% 87.76% # Request fanout histogram 232011502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.snoop_fanout::1 2001594 12.24% 100.00% # Request fanout histogram 232111502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.snoop_fanout::2 174 0.00% 100.00% # Request fanout histogram 232210535SN/Asystem.cpu1.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 232311138Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 232410827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 232511502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.snoop_fanout::total 16349135 # Request fanout histogram 232611502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.reqLayer0.occupancy 20146131499 # Layer occupancy (ticks) 232710535SN/Asystem.cpu1.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) 232811502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.snoopLayer0.occupancy 187574309 # Layer occupancy (ticks) 232910535SN/Asystem.cpu1.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 233011502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.respLayer0.occupancy 7197716000 # Layer occupancy (ticks) 233110535SN/Asystem.cpu1.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 233211502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.respLayer1.occupancy 7451139989 # Layer occupancy (ticks) 233310535SN/Asystem.cpu1.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 233411502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.respLayer2.occupancy 176142000 # Layer occupancy (ticks) 233510535SN/Asystem.cpu1.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) 233611502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.respLayer3.occupancy 303810499 # Layer occupancy (ticks) 233710535SN/Asystem.cpu1.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) 233811502SCurtis.Dunham@arm.comsystem.iobus.trans_dist::ReadReq 40346 # Transaction distribution 233911502SCurtis.Dunham@arm.comsystem.iobus.trans_dist::ReadResp 40346 # Transaction distribution 234011502SCurtis.Dunham@arm.comsystem.iobus.trans_dist::WriteReq 136634 # Transaction distribution 234111502SCurtis.Dunham@arm.comsystem.iobus.trans_dist::WriteResp 136634 # Transaction distribution 234211502SCurtis.Dunham@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 47740 # Packet count per connected master and slave (bytes) 234310535SN/Asystem.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 14 # Packet count per connected master and slave (bytes) 234411245Sandreas.sandberg@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio 434 # Packet count per connected master and slave (bytes) 234510535SN/Asystem.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 16 # Packet count per connected master and slave (bytes) 234610535SN/Asystem.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 16 # Packet count per connected master and slave (bytes) 234710535SN/Asystem.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes) 234810535SN/Asystem.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes) 234910535SN/Asystem.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes) 235010535SN/Asystem.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes) 235110535SN/Asystem.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 24 # Packet count per connected master and slave (bytes) 235210535SN/Asystem.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes) 235311374Ssteve.reinhardt@amd.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 29600 # Packet count per connected master and slave (bytes) 235410535SN/Asystem.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 44750 # Packet count per connected master and slave (bytes) 235511502SCurtis.Dunham@arm.comsystem.iobus.pkt_count_system.bridge.master::total 122674 # Packet count per connected master and slave (bytes) 235611502SCurtis.Dunham@arm.comsystem.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 231206 # Packet count per connected master and slave (bytes) 235711502SCurtis.Dunham@arm.comsystem.iobus.pkt_count_system.realview.ide.dma::total 231206 # Packet count per connected master and slave (bytes) 235810535SN/Asystem.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes) 235910535SN/Asystem.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes) 236011502SCurtis.Dunham@arm.comsystem.iobus.pkt_count::total 353960 # Packet count per connected master and slave (bytes) 236111502SCurtis.Dunham@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 47760 # Cumulative packet size per connected master and slave (bytes) 236210535SN/Asystem.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes) 236311245Sandreas.sandberg@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio 634 # Cumulative packet size per connected master and slave (bytes) 236410535SN/Asystem.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes) 236510535SN/Asystem.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 32 # Cumulative packet size per connected master and slave (bytes) 236610535SN/Asystem.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes) 236710535SN/Asystem.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 236810535SN/Asystem.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 236910535SN/Asystem.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 237010535SN/Asystem.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 48 # Cumulative packet size per connected master and slave (bytes) 237110535SN/Asystem.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 237211374Ssteve.reinhardt@amd.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 17587 # Cumulative packet size per connected master and slave (bytes) 237310535SN/Asystem.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 89500 # Cumulative packet size per connected master and slave (bytes) 237411502SCurtis.Dunham@arm.comsystem.iobus.pkt_size_system.bridge.master::total 155781 # Cumulative packet size per connected master and slave (bytes) 237511502SCurtis.Dunham@arm.comsystem.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7338840 # Cumulative packet size per connected master and slave (bytes) 237611502SCurtis.Dunham@arm.comsystem.iobus.pkt_size_system.realview.ide.dma::total 7338840 # Cumulative packet size per connected master and slave (bytes) 237710535SN/Asystem.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes) 237810535SN/Asystem.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes) 237911502SCurtis.Dunham@arm.comsystem.iobus.pkt_size::total 7496707 # Cumulative packet size per connected master and slave (bytes) 238011502SCurtis.Dunham@arm.comsystem.iobus.reqLayer0.occupancy 36949503 # Layer occupancy (ticks) 238110535SN/Asystem.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) 238211502SCurtis.Dunham@arm.comsystem.iobus.reqLayer1.occupancy 12500 # Layer occupancy (ticks) 238310535SN/Asystem.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) 238411502SCurtis.Dunham@arm.comsystem.iobus.reqLayer2.occupancy 319500 # Layer occupancy (ticks) 238510535SN/Asystem.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) 238611201Sandreas.hansson@arm.comsystem.iobus.reqLayer3.occupancy 8500 # Layer occupancy (ticks) 238710535SN/Asystem.iobus.reqLayer3.utilization 0.0 # Layer utilization (%) 238811336Sandreas.hansson@arm.comsystem.iobus.reqLayer4.occupancy 8000 # Layer occupancy (ticks) 238911245Sandreas.sandberg@arm.comsystem.iobus.reqLayer4.utilization 0.0 # Layer utilization (%) 239010535SN/Asystem.iobus.reqLayer10.occupancy 8000 # Layer occupancy (ticks) 239110535SN/Asystem.iobus.reqLayer10.utilization 0.0 # Layer utilization (%) 239211353Sandreas.hansson@arm.comsystem.iobus.reqLayer13.occupancy 8000 # Layer occupancy (ticks) 239310535SN/Asystem.iobus.reqLayer13.utilization 0.0 # Layer utilization (%) 239411502SCurtis.Dunham@arm.comsystem.iobus.reqLayer14.occupancy 9000 # Layer occupancy (ticks) 239510535SN/Asystem.iobus.reqLayer14.utilization 0.0 # Layer utilization (%) 239611201Sandreas.hansson@arm.comsystem.iobus.reqLayer15.occupancy 8500 # Layer occupancy (ticks) 239710535SN/Asystem.iobus.reqLayer15.utilization 0.0 # Layer utilization (%) 239811502SCurtis.Dunham@arm.comsystem.iobus.reqLayer16.occupancy 14000 # Layer occupancy (ticks) 239910535SN/Asystem.iobus.reqLayer16.utilization 0.0 # Layer utilization (%) 240011353Sandreas.hansson@arm.comsystem.iobus.reqLayer17.occupancy 8500 # Layer occupancy (ticks) 240110535SN/Asystem.iobus.reqLayer17.utilization 0.0 # Layer utilization (%) 240211502SCurtis.Dunham@arm.comsystem.iobus.reqLayer23.occupancy 26494000 # Layer occupancy (ticks) 240310535SN/Asystem.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) 240411502SCurtis.Dunham@arm.comsystem.iobus.reqLayer24.occupancy 37417500 # Layer occupancy (ticks) 240510535SN/Asystem.iobus.reqLayer24.utilization 0.0 # Layer utilization (%) 240611502SCurtis.Dunham@arm.comsystem.iobus.reqLayer25.occupancy 569020926 # Layer occupancy (ticks) 240710535SN/Asystem.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) 240811502SCurtis.Dunham@arm.comsystem.iobus.respLayer0.occupancy 92771000 # Layer occupancy (ticks) 240910535SN/Asystem.iobus.respLayer0.utilization 0.0 # Layer utilization (%) 241011502SCurtis.Dunham@arm.comsystem.iobus.respLayer3.occupancy 147902000 # Layer occupancy (ticks) 241110535SN/Asystem.iobus.respLayer3.utilization 0.0 # Layer utilization (%) 241210892Sandreas.hansson@arm.comsystem.iobus.respLayer4.occupancy 170000 # Layer occupancy (ticks) 241310535SN/Asystem.iobus.respLayer4.utilization 0.0 # Layer utilization (%) 241411502SCurtis.Dunham@arm.comsystem.iocache.tags.replacements 115585 # number of replacements 241511502SCurtis.Dunham@arm.comsystem.iocache.tags.tagsinuse 11.243817 # Cycle average of tags in use 241611336Sandreas.hansson@arm.comsystem.iocache.tags.total_refs 3 # Total number of references to valid blocks. 241711502SCurtis.Dunham@arm.comsystem.iocache.tags.sampled_refs 115601 # Sample count of references to valid blocks. 241811336Sandreas.hansson@arm.comsystem.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks. 241911502SCurtis.Dunham@arm.comsystem.iocache.tags.warmup_cycle 9095565849000 # Cycle when the warmup percentage was hit. 242011502SCurtis.Dunham@arm.comsystem.iocache.tags.occ_blocks::realview.ethernet 3.827817 # Average occupied blocks per requestor 242111502SCurtis.Dunham@arm.comsystem.iocache.tags.occ_blocks::realview.ide 7.416000 # Average occupied blocks per requestor 242211502SCurtis.Dunham@arm.comsystem.iocache.tags.occ_percent::realview.ethernet 0.239239 # Average percentage of cache occupancy 242311502SCurtis.Dunham@arm.comsystem.iocache.tags.occ_percent::realview.ide 0.463500 # Average percentage of cache occupancy 242411502SCurtis.Dunham@arm.comsystem.iocache.tags.occ_percent::total 0.702739 # Average percentage of cache occupancy 242510535SN/Asystem.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id 242610535SN/Asystem.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id 242710535SN/Asystem.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id 242811502SCurtis.Dunham@arm.comsystem.iocache.tags.tag_accesses 1040784 # Number of tag accesses 242911502SCurtis.Dunham@arm.comsystem.iocache.tags.data_accesses 1040784 # Number of data accesses 243010535SN/Asystem.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses 243111502SCurtis.Dunham@arm.comsystem.iocache.ReadReq_misses::realview.ide 8875 # number of ReadReq misses 243211502SCurtis.Dunham@arm.comsystem.iocache.ReadReq_misses::total 8912 # number of ReadReq misses 243310535SN/Asystem.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses 243410535SN/Asystem.iocache.WriteReq_misses::total 3 # number of WriteReq misses 243511353Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_misses::realview.ide 106728 # number of WriteLineReq misses 243611353Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_misses::total 106728 # number of WriteLineReq misses 243710535SN/Asystem.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses 243811502SCurtis.Dunham@arm.comsystem.iocache.demand_misses::realview.ide 115603 # number of demand (read+write) misses 243911502SCurtis.Dunham@arm.comsystem.iocache.demand_misses::total 115643 # number of demand (read+write) misses 244010535SN/Asystem.iocache.overall_misses::realview.ethernet 40 # number of overall misses 244111502SCurtis.Dunham@arm.comsystem.iocache.overall_misses::realview.ide 115603 # number of overall misses 244211502SCurtis.Dunham@arm.comsystem.iocache.overall_misses::total 115643 # number of overall misses 244311502SCurtis.Dunham@arm.comsystem.iocache.ReadReq_miss_latency::realview.ethernet 5199500 # number of ReadReq miss cycles 244411502SCurtis.Dunham@arm.comsystem.iocache.ReadReq_miss_latency::realview.ide 1623231612 # number of ReadReq miss cycles 244511502SCurtis.Dunham@arm.comsystem.iocache.ReadReq_miss_latency::total 1628431112 # number of ReadReq miss cycles 244610726SN/Asystem.iocache.WriteReq_miss_latency::realview.ethernet 369000 # number of WriteReq miss cycles 244710726SN/Asystem.iocache.WriteReq_miss_latency::total 369000 # number of WriteReq miss cycles 244811502SCurtis.Dunham@arm.comsystem.iocache.WriteLineReq_miss_latency::realview.ide 12905416814 # number of WriteLineReq miss cycles 244911502SCurtis.Dunham@arm.comsystem.iocache.WriteLineReq_miss_latency::total 12905416814 # number of WriteLineReq miss cycles 245011502SCurtis.Dunham@arm.comsystem.iocache.demand_miss_latency::realview.ethernet 5568500 # number of demand (read+write) miss cycles 245111502SCurtis.Dunham@arm.comsystem.iocache.demand_miss_latency::realview.ide 14528648426 # number of demand (read+write) miss cycles 245211502SCurtis.Dunham@arm.comsystem.iocache.demand_miss_latency::total 14534216926 # number of demand (read+write) miss cycles 245311502SCurtis.Dunham@arm.comsystem.iocache.overall_miss_latency::realview.ethernet 5568500 # number of overall miss cycles 245411502SCurtis.Dunham@arm.comsystem.iocache.overall_miss_latency::realview.ide 14528648426 # number of overall miss cycles 245511502SCurtis.Dunham@arm.comsystem.iocache.overall_miss_latency::total 14534216926 # number of overall miss cycles 245610535SN/Asystem.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses) 245711502SCurtis.Dunham@arm.comsystem.iocache.ReadReq_accesses::realview.ide 8875 # number of ReadReq accesses(hits+misses) 245811502SCurtis.Dunham@arm.comsystem.iocache.ReadReq_accesses::total 8912 # number of ReadReq accesses(hits+misses) 245910535SN/Asystem.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses) 246010535SN/Asystem.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses) 246111353Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_accesses::realview.ide 106728 # number of WriteLineReq accesses(hits+misses) 246211353Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_accesses::total 106728 # number of WriteLineReq accesses(hits+misses) 246310535SN/Asystem.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses 246411502SCurtis.Dunham@arm.comsystem.iocache.demand_accesses::realview.ide 115603 # number of demand (read+write) accesses 246511502SCurtis.Dunham@arm.comsystem.iocache.demand_accesses::total 115643 # number of demand (read+write) accesses 246610535SN/Asystem.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses 246711502SCurtis.Dunham@arm.comsystem.iocache.overall_accesses::realview.ide 115603 # number of overall (read+write) accesses 246811502SCurtis.Dunham@arm.comsystem.iocache.overall_accesses::total 115643 # number of overall (read+write) accesses 246910535SN/Asystem.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses 247010535SN/Asystem.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses 247110535SN/Asystem.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses 247210535SN/Asystem.iocache.WriteReq_miss_rate::realview.ethernet 1 # miss rate for WriteReq accesses 247310535SN/Asystem.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses 247411336Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_miss_rate::realview.ide 1 # miss rate for WriteLineReq accesses 247511336Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_miss_rate::total 1 # miss rate for WriteLineReq accesses 247610535SN/Asystem.iocache.demand_miss_rate::realview.ethernet 1 # miss rate for demand accesses 247710535SN/Asystem.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses 247810535SN/Asystem.iocache.demand_miss_rate::total 1 # miss rate for demand accesses 247910535SN/Asystem.iocache.overall_miss_rate::realview.ethernet 1 # miss rate for overall accesses 248010535SN/Asystem.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses 248110535SN/Asystem.iocache.overall_miss_rate::total 1 # miss rate for overall accesses 248211502SCurtis.Dunham@arm.comsystem.iocache.ReadReq_avg_miss_latency::realview.ethernet 140527.027027 # average ReadReq miss latency 248311502SCurtis.Dunham@arm.comsystem.iocache.ReadReq_avg_miss_latency::realview.ide 182899.336563 # average ReadReq miss latency 248411502SCurtis.Dunham@arm.comsystem.iocache.ReadReq_avg_miss_latency::total 182723.419210 # average ReadReq miss latency 248510726SN/Asystem.iocache.WriteReq_avg_miss_latency::realview.ethernet 123000 # average WriteReq miss latency 248610726SN/Asystem.iocache.WriteReq_avg_miss_latency::total 123000 # average WriteReq miss latency 248711502SCurtis.Dunham@arm.comsystem.iocache.WriteLineReq_avg_miss_latency::realview.ide 120918.754348 # average WriteLineReq miss latency 248811502SCurtis.Dunham@arm.comsystem.iocache.WriteLineReq_avg_miss_latency::total 120918.754348 # average WriteLineReq miss latency 248911502SCurtis.Dunham@arm.comsystem.iocache.demand_avg_miss_latency::realview.ethernet 139212.500000 # average overall miss latency 249011502SCurtis.Dunham@arm.comsystem.iocache.demand_avg_miss_latency::realview.ide 125677.088190 # average overall miss latency 249111502SCurtis.Dunham@arm.comsystem.iocache.demand_avg_miss_latency::total 125681.769982 # average overall miss latency 249211502SCurtis.Dunham@arm.comsystem.iocache.overall_avg_miss_latency::realview.ethernet 139212.500000 # average overall miss latency 249311502SCurtis.Dunham@arm.comsystem.iocache.overall_avg_miss_latency::realview.ide 125677.088190 # average overall miss latency 249411502SCurtis.Dunham@arm.comsystem.iocache.overall_avg_miss_latency::total 125681.769982 # average overall miss latency 249511502SCurtis.Dunham@arm.comsystem.iocache.blocked_cycles::no_mshrs 31595 # number of cycles access was blocked 249610535SN/Asystem.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked 249711502SCurtis.Dunham@arm.comsystem.iocache.blocked::no_mshrs 3437 # number of cycles access was blocked 249810535SN/Asystem.iocache.blocked::no_targets 0 # number of cycles access was blocked 249911502SCurtis.Dunham@arm.comsystem.iocache.avg_blocked_cycles::no_mshrs 9.192610 # average number of cycles each access was blocked 250010535SN/Asystem.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 250111502SCurtis.Dunham@arm.comsystem.iocache.writebacks::writebacks 106695 # number of writebacks 250211502SCurtis.Dunham@arm.comsystem.iocache.writebacks::total 106695 # number of writebacks 250310535SN/Asystem.iocache.ReadReq_mshr_misses::realview.ethernet 37 # number of ReadReq MSHR misses 250411502SCurtis.Dunham@arm.comsystem.iocache.ReadReq_mshr_misses::realview.ide 8875 # number of ReadReq MSHR misses 250511502SCurtis.Dunham@arm.comsystem.iocache.ReadReq_mshr_misses::total 8912 # number of ReadReq MSHR misses 250610535SN/Asystem.iocache.WriteReq_mshr_misses::realview.ethernet 3 # number of WriteReq MSHR misses 250710535SN/Asystem.iocache.WriteReq_mshr_misses::total 3 # number of WriteReq MSHR misses 250811353Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_misses::realview.ide 106728 # number of WriteLineReq MSHR misses 250911353Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_misses::total 106728 # number of WriteLineReq MSHR misses 251010535SN/Asystem.iocache.demand_mshr_misses::realview.ethernet 40 # number of demand (read+write) MSHR misses 251111502SCurtis.Dunham@arm.comsystem.iocache.demand_mshr_misses::realview.ide 115603 # number of demand (read+write) MSHR misses 251211502SCurtis.Dunham@arm.comsystem.iocache.demand_mshr_misses::total 115643 # number of demand (read+write) MSHR misses 251310535SN/Asystem.iocache.overall_mshr_misses::realview.ethernet 40 # number of overall MSHR misses 251411502SCurtis.Dunham@arm.comsystem.iocache.overall_mshr_misses::realview.ide 115603 # number of overall MSHR misses 251511502SCurtis.Dunham@arm.comsystem.iocache.overall_mshr_misses::total 115643 # number of overall MSHR misses 251611502SCurtis.Dunham@arm.comsystem.iocache.ReadReq_mshr_miss_latency::realview.ethernet 3349500 # number of ReadReq MSHR miss cycles 251711502SCurtis.Dunham@arm.comsystem.iocache.ReadReq_mshr_miss_latency::realview.ide 1179481612 # number of ReadReq MSHR miss cycles 251811502SCurtis.Dunham@arm.comsystem.iocache.ReadReq_mshr_miss_latency::total 1182831112 # number of ReadReq MSHR miss cycles 251910892Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_latency::realview.ethernet 219000 # number of WriteReq MSHR miss cycles 252010892Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_latency::total 219000 # number of WriteReq MSHR miss cycles 252111502SCurtis.Dunham@arm.comsystem.iocache.WriteLineReq_mshr_miss_latency::realview.ide 7559977711 # number of WriteLineReq MSHR miss cycles 252211502SCurtis.Dunham@arm.comsystem.iocache.WriteLineReq_mshr_miss_latency::total 7559977711 # number of WriteLineReq MSHR miss cycles 252311502SCurtis.Dunham@arm.comsystem.iocache.demand_mshr_miss_latency::realview.ethernet 3568500 # number of demand (read+write) MSHR miss cycles 252411502SCurtis.Dunham@arm.comsystem.iocache.demand_mshr_miss_latency::realview.ide 8739459323 # number of demand (read+write) MSHR miss cycles 252511502SCurtis.Dunham@arm.comsystem.iocache.demand_mshr_miss_latency::total 8743027823 # number of demand (read+write) MSHR miss cycles 252611502SCurtis.Dunham@arm.comsystem.iocache.overall_mshr_miss_latency::realview.ethernet 3568500 # number of overall MSHR miss cycles 252711502SCurtis.Dunham@arm.comsystem.iocache.overall_mshr_miss_latency::realview.ide 8739459323 # number of overall MSHR miss cycles 252811502SCurtis.Dunham@arm.comsystem.iocache.overall_mshr_miss_latency::total 8743027823 # number of overall MSHR miss cycles 252910535SN/Asystem.iocache.ReadReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for ReadReq accesses 253010535SN/Asystem.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses 253110535SN/Asystem.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses 253210535SN/Asystem.iocache.WriteReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for WriteReq accesses 253310535SN/Asystem.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses 253411336Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for WriteLineReq accesses 253511336Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_miss_rate::total 1 # mshr miss rate for WriteLineReq accesses 253610535SN/Asystem.iocache.demand_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for demand accesses 253710535SN/Asystem.iocache.demand_mshr_miss_rate::realview.ide 1 # mshr miss rate for demand accesses 253810535SN/Asystem.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses 253910535SN/Asystem.iocache.overall_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for overall accesses 254010535SN/Asystem.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses 254110535SN/Asystem.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses 254211502SCurtis.Dunham@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 90527.027027 # average ReadReq mshr miss latency 254311502SCurtis.Dunham@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 132899.336563 # average ReadReq mshr miss latency 254411502SCurtis.Dunham@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::total 132723.419210 # average ReadReq mshr miss latency 254510892Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet 73000 # average WriteReq mshr miss latency 254610892Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_mshr_miss_latency::total 73000 # average WriteReq mshr miss latency 254711502SCurtis.Dunham@arm.comsystem.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 70834.061455 # average WriteLineReq mshr miss latency 254811502SCurtis.Dunham@arm.comsystem.iocache.WriteLineReq_avg_mshr_miss_latency::total 70834.061455 # average WriteLineReq mshr miss latency 254911502SCurtis.Dunham@arm.comsystem.iocache.demand_avg_mshr_miss_latency::realview.ethernet 89212.500000 # average overall mshr miss latency 255011502SCurtis.Dunham@arm.comsystem.iocache.demand_avg_mshr_miss_latency::realview.ide 75598.897286 # average overall mshr miss latency 255111502SCurtis.Dunham@arm.comsystem.iocache.demand_avg_mshr_miss_latency::total 75603.606124 # average overall mshr miss latency 255211502SCurtis.Dunham@arm.comsystem.iocache.overall_avg_mshr_miss_latency::realview.ethernet 89212.500000 # average overall mshr miss latency 255311502SCurtis.Dunham@arm.comsystem.iocache.overall_avg_mshr_miss_latency::realview.ide 75598.897286 # average overall mshr miss latency 255411502SCurtis.Dunham@arm.comsystem.iocache.overall_avg_mshr_miss_latency::total 75603.606124 # average overall mshr miss latency 255511502SCurtis.Dunham@arm.comsystem.l2c.tags.replacements 1336257 # number of replacements 255611502SCurtis.Dunham@arm.comsystem.l2c.tags.tagsinuse 63239.486009 # Cycle average of tags in use 255711502SCurtis.Dunham@arm.comsystem.l2c.tags.total_refs 5390392 # Total number of references to valid blocks. 255811502SCurtis.Dunham@arm.comsystem.l2c.tags.sampled_refs 1394864 # Sample count of references to valid blocks. 255911502SCurtis.Dunham@arm.comsystem.l2c.tags.avg_refs 3.864457 # Average number of references to valid blocks. 256011502SCurtis.Dunham@arm.comsystem.l2c.tags.warmup_cycle 9808893500 # Cycle when the warmup percentage was hit. 256111502SCurtis.Dunham@arm.comsystem.l2c.tags.occ_blocks::writebacks 23096.089917 # Average occupied blocks per requestor 256211502SCurtis.Dunham@arm.comsystem.l2c.tags.occ_blocks::cpu0.dtb.walker 135.068224 # Average occupied blocks per requestor 256311502SCurtis.Dunham@arm.comsystem.l2c.tags.occ_blocks::cpu0.itb.walker 220.083460 # Average occupied blocks per requestor 256411502SCurtis.Dunham@arm.comsystem.l2c.tags.occ_blocks::cpu0.inst 4065.866850 # Average occupied blocks per requestor 256511502SCurtis.Dunham@arm.comsystem.l2c.tags.occ_blocks::cpu0.data 8220.853874 # Average occupied blocks per requestor 256611502SCurtis.Dunham@arm.comsystem.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher 8325.282047 # Average occupied blocks per requestor 256711502SCurtis.Dunham@arm.comsystem.l2c.tags.occ_blocks::cpu1.dtb.walker 163.986041 # Average occupied blocks per requestor 256811502SCurtis.Dunham@arm.comsystem.l2c.tags.occ_blocks::cpu1.itb.walker 269.420690 # Average occupied blocks per requestor 256911502SCurtis.Dunham@arm.comsystem.l2c.tags.occ_blocks::cpu1.inst 2932.882407 # Average occupied blocks per requestor 257011502SCurtis.Dunham@arm.comsystem.l2c.tags.occ_blocks::cpu1.data 5116.369986 # Average occupied blocks per requestor 257111502SCurtis.Dunham@arm.comsystem.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher 10693.582513 # Average occupied blocks per requestor 257211502SCurtis.Dunham@arm.comsystem.l2c.tags.occ_percent::writebacks 0.352418 # Average percentage of cache occupancy 257311502SCurtis.Dunham@arm.comsystem.l2c.tags.occ_percent::cpu0.dtb.walker 0.002061 # Average percentage of cache occupancy 257411502SCurtis.Dunham@arm.comsystem.l2c.tags.occ_percent::cpu0.itb.walker 0.003358 # Average percentage of cache occupancy 257511502SCurtis.Dunham@arm.comsystem.l2c.tags.occ_percent::cpu0.inst 0.062040 # Average percentage of cache occupancy 257611502SCurtis.Dunham@arm.comsystem.l2c.tags.occ_percent::cpu0.data 0.125440 # Average percentage of cache occupancy 257711502SCurtis.Dunham@arm.comsystem.l2c.tags.occ_percent::cpu0.l2cache.prefetcher 0.127034 # Average percentage of cache occupancy 257811502SCurtis.Dunham@arm.comsystem.l2c.tags.occ_percent::cpu1.dtb.walker 0.002502 # Average percentage of cache occupancy 257911502SCurtis.Dunham@arm.comsystem.l2c.tags.occ_percent::cpu1.itb.walker 0.004111 # Average percentage of cache occupancy 258011502SCurtis.Dunham@arm.comsystem.l2c.tags.occ_percent::cpu1.inst 0.044752 # Average percentage of cache occupancy 258111502SCurtis.Dunham@arm.comsystem.l2c.tags.occ_percent::cpu1.data 0.078070 # Average percentage of cache occupancy 258211502SCurtis.Dunham@arm.comsystem.l2c.tags.occ_percent::cpu1.l2cache.prefetcher 0.163171 # Average percentage of cache occupancy 258311502SCurtis.Dunham@arm.comsystem.l2c.tags.occ_percent::total 0.964958 # Average percentage of cache occupancy 258411502SCurtis.Dunham@arm.comsystem.l2c.tags.occ_task_id_blocks::1022 10513 # Occupied blocks per task id 258511502SCurtis.Dunham@arm.comsystem.l2c.tags.occ_task_id_blocks::1023 227 # Occupied blocks per task id 258611502SCurtis.Dunham@arm.comsystem.l2c.tags.occ_task_id_blocks::1024 47867 # Occupied blocks per task id 258711502SCurtis.Dunham@arm.comsystem.l2c.tags.age_task_id_blocks_1022::2 208 # Occupied blocks per task id 258811502SCurtis.Dunham@arm.comsystem.l2c.tags.age_task_id_blocks_1022::3 519 # Occupied blocks per task id 258911502SCurtis.Dunham@arm.comsystem.l2c.tags.age_task_id_blocks_1022::4 9786 # Occupied blocks per task id 259011502SCurtis.Dunham@arm.comsystem.l2c.tags.age_task_id_blocks_1023::4 227 # Occupied blocks per task id 259111502SCurtis.Dunham@arm.comsystem.l2c.tags.age_task_id_blocks_1024::0 15 # Occupied blocks per task id 259211502SCurtis.Dunham@arm.comsystem.l2c.tags.age_task_id_blocks_1024::1 126 # Occupied blocks per task id 259311502SCurtis.Dunham@arm.comsystem.l2c.tags.age_task_id_blocks_1024::2 1623 # Occupied blocks per task id 259411502SCurtis.Dunham@arm.comsystem.l2c.tags.age_task_id_blocks_1024::3 5220 # Occupied blocks per task id 259511502SCurtis.Dunham@arm.comsystem.l2c.tags.age_task_id_blocks_1024::4 40883 # Occupied blocks per task id 259611502SCurtis.Dunham@arm.comsystem.l2c.tags.occ_task_id_percent::1022 0.160416 # Percentage of cache occupancy per task id 259711502SCurtis.Dunham@arm.comsystem.l2c.tags.occ_task_id_percent::1023 0.003464 # Percentage of cache occupancy per task id 259811502SCurtis.Dunham@arm.comsystem.l2c.tags.occ_task_id_percent::1024 0.730392 # Percentage of cache occupancy per task id 259911502SCurtis.Dunham@arm.comsystem.l2c.tags.tag_accesses 69855982 # Number of tag accesses 260011502SCurtis.Dunham@arm.comsystem.l2c.tags.data_accesses 69855982 # Number of data accesses 260111502SCurtis.Dunham@arm.comsystem.l2c.WritebackDirty_hits::writebacks 2606701 # number of WritebackDirty hits 260211502SCurtis.Dunham@arm.comsystem.l2c.WritebackDirty_hits::total 2606701 # number of WritebackDirty hits 260311502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_hits::cpu0.data 157949 # number of UpgradeReq hits 260411502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_hits::cpu1.data 130434 # number of UpgradeReq hits 260511502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_hits::total 288383 # number of UpgradeReq hits 260611502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_hits::cpu0.data 36828 # number of SCUpgradeReq hits 260711502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_hits::cpu1.data 37034 # number of SCUpgradeReq hits 260811502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_hits::total 73862 # number of SCUpgradeReq hits 260911502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_hits::cpu0.data 45889 # number of ReadExReq hits 261011502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_hits::cpu1.data 57251 # number of ReadExReq hits 261111502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_hits::total 103140 # number of ReadExReq hits 261211502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_hits::cpu0.dtb.walker 4670 # number of ReadSharedReq hits 261311502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_hits::cpu0.itb.walker 3337 # number of ReadSharedReq hits 261411502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_hits::cpu0.inst 411404 # number of ReadSharedReq hits 261511502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_hits::cpu0.data 536957 # number of ReadSharedReq hits 261611502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_hits::cpu0.l2cache.prefetcher 268808 # number of ReadSharedReq hits 261711502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_hits::cpu1.dtb.walker 6004 # number of ReadSharedReq hits 261811502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_hits::cpu1.itb.walker 5313 # number of ReadSharedReq hits 261911502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_hits::cpu1.inst 419752 # number of ReadSharedReq hits 262011502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_hits::cpu1.data 541221 # number of ReadSharedReq hits 262111502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_hits::cpu1.l2cache.prefetcher 283166 # number of ReadSharedReq hits 262211502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_hits::total 2480632 # number of ReadSharedReq hits 262311502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_hits::cpu0.data 118921 # number of InvalidateReq hits 262411502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_hits::cpu1.data 122409 # number of InvalidateReq hits 262511502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_hits::total 241330 # number of InvalidateReq hits 262611502SCurtis.Dunham@arm.comsystem.l2c.demand_hits::cpu0.dtb.walker 4670 # number of demand (read+write) hits 262711502SCurtis.Dunham@arm.comsystem.l2c.demand_hits::cpu0.itb.walker 3337 # number of demand (read+write) hits 262811502SCurtis.Dunham@arm.comsystem.l2c.demand_hits::cpu0.inst 411404 # number of demand (read+write) hits 262911502SCurtis.Dunham@arm.comsystem.l2c.demand_hits::cpu0.data 582846 # number of demand (read+write) hits 263011502SCurtis.Dunham@arm.comsystem.l2c.demand_hits::cpu0.l2cache.prefetcher 268808 # number of demand (read+write) hits 263111502SCurtis.Dunham@arm.comsystem.l2c.demand_hits::cpu1.dtb.walker 6004 # number of demand (read+write) hits 263211502SCurtis.Dunham@arm.comsystem.l2c.demand_hits::cpu1.itb.walker 5313 # number of demand (read+write) hits 263311502SCurtis.Dunham@arm.comsystem.l2c.demand_hits::cpu1.inst 419752 # number of demand (read+write) hits 263411502SCurtis.Dunham@arm.comsystem.l2c.demand_hits::cpu1.data 598472 # number of demand (read+write) hits 263511502SCurtis.Dunham@arm.comsystem.l2c.demand_hits::cpu1.l2cache.prefetcher 283166 # number of demand (read+write) hits 263611502SCurtis.Dunham@arm.comsystem.l2c.demand_hits::total 2583772 # number of demand (read+write) hits 263711502SCurtis.Dunham@arm.comsystem.l2c.overall_hits::cpu0.dtb.walker 4670 # number of overall hits 263811502SCurtis.Dunham@arm.comsystem.l2c.overall_hits::cpu0.itb.walker 3337 # number of overall hits 263911502SCurtis.Dunham@arm.comsystem.l2c.overall_hits::cpu0.inst 411404 # number of overall hits 264011502SCurtis.Dunham@arm.comsystem.l2c.overall_hits::cpu0.data 582846 # number of overall hits 264111502SCurtis.Dunham@arm.comsystem.l2c.overall_hits::cpu0.l2cache.prefetcher 268808 # number of overall hits 264211502SCurtis.Dunham@arm.comsystem.l2c.overall_hits::cpu1.dtb.walker 6004 # number of overall hits 264311502SCurtis.Dunham@arm.comsystem.l2c.overall_hits::cpu1.itb.walker 5313 # number of overall hits 264411502SCurtis.Dunham@arm.comsystem.l2c.overall_hits::cpu1.inst 419752 # number of overall hits 264511502SCurtis.Dunham@arm.comsystem.l2c.overall_hits::cpu1.data 598472 # number of overall hits 264611502SCurtis.Dunham@arm.comsystem.l2c.overall_hits::cpu1.l2cache.prefetcher 283166 # number of overall hits 264711502SCurtis.Dunham@arm.comsystem.l2c.overall_hits::total 2583772 # number of overall hits 264811502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_misses::cpu0.data 61222 # number of UpgradeReq misses 264911502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_misses::cpu1.data 59774 # number of UpgradeReq misses 265011502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_misses::total 120996 # number of UpgradeReq misses 265111502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_misses::cpu0.data 13056 # number of SCUpgradeReq misses 265211502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_misses::cpu1.data 12621 # number of SCUpgradeReq misses 265311502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_misses::total 25677 # number of SCUpgradeReq misses 265411502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_misses::cpu0.data 80578 # number of ReadExReq misses 265511502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_misses::cpu1.data 52729 # number of ReadExReq misses 265611502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_misses::total 133307 # number of ReadExReq misses 265711502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_misses::cpu0.dtb.walker 1465 # number of ReadSharedReq misses 265811502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_misses::cpu0.itb.walker 1507 # number of ReadSharedReq misses 265911502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_misses::cpu0.inst 49296 # number of ReadSharedReq misses 266011502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_misses::cpu0.data 137179 # number of ReadSharedReq misses 266111502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_misses::cpu0.l2cache.prefetcher 229932 # number of ReadSharedReq misses 266211502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_misses::cpu1.dtb.walker 2146 # number of ReadSharedReq misses 266311502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_misses::cpu1.itb.walker 2116 # number of ReadSharedReq misses 266411502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_misses::cpu1.inst 39165 # number of ReadSharedReq misses 266511502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_misses::cpu1.data 95585 # number of ReadSharedReq misses 266611502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_misses::cpu1.l2cache.prefetcher 188965 # number of ReadSharedReq misses 266711502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_misses::total 747356 # number of ReadSharedReq misses 266811502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_misses::cpu0.data 446352 # number of InvalidateReq misses 266911502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_misses::cpu1.data 114497 # number of InvalidateReq misses 267011502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_misses::total 560849 # number of InvalidateReq misses 267111502SCurtis.Dunham@arm.comsystem.l2c.demand_misses::cpu0.dtb.walker 1465 # number of demand (read+write) misses 267211502SCurtis.Dunham@arm.comsystem.l2c.demand_misses::cpu0.itb.walker 1507 # number of demand (read+write) misses 267311502SCurtis.Dunham@arm.comsystem.l2c.demand_misses::cpu0.inst 49296 # number of demand (read+write) misses 267411502SCurtis.Dunham@arm.comsystem.l2c.demand_misses::cpu0.data 217757 # number of demand (read+write) misses 267511502SCurtis.Dunham@arm.comsystem.l2c.demand_misses::cpu0.l2cache.prefetcher 229932 # number of demand (read+write) misses 267611502SCurtis.Dunham@arm.comsystem.l2c.demand_misses::cpu1.dtb.walker 2146 # number of demand (read+write) misses 267711502SCurtis.Dunham@arm.comsystem.l2c.demand_misses::cpu1.itb.walker 2116 # number of demand (read+write) misses 267811502SCurtis.Dunham@arm.comsystem.l2c.demand_misses::cpu1.inst 39165 # number of demand (read+write) misses 267911502SCurtis.Dunham@arm.comsystem.l2c.demand_misses::cpu1.data 148314 # number of demand (read+write) misses 268011502SCurtis.Dunham@arm.comsystem.l2c.demand_misses::cpu1.l2cache.prefetcher 188965 # number of demand (read+write) misses 268111502SCurtis.Dunham@arm.comsystem.l2c.demand_misses::total 880663 # number of demand (read+write) misses 268211502SCurtis.Dunham@arm.comsystem.l2c.overall_misses::cpu0.dtb.walker 1465 # number of overall misses 268311502SCurtis.Dunham@arm.comsystem.l2c.overall_misses::cpu0.itb.walker 1507 # number of overall misses 268411502SCurtis.Dunham@arm.comsystem.l2c.overall_misses::cpu0.inst 49296 # number of overall misses 268511502SCurtis.Dunham@arm.comsystem.l2c.overall_misses::cpu0.data 217757 # number of overall misses 268611502SCurtis.Dunham@arm.comsystem.l2c.overall_misses::cpu0.l2cache.prefetcher 229932 # number of overall misses 268711502SCurtis.Dunham@arm.comsystem.l2c.overall_misses::cpu1.dtb.walker 2146 # number of overall misses 268811502SCurtis.Dunham@arm.comsystem.l2c.overall_misses::cpu1.itb.walker 2116 # number of overall misses 268911502SCurtis.Dunham@arm.comsystem.l2c.overall_misses::cpu1.inst 39165 # number of overall misses 269011502SCurtis.Dunham@arm.comsystem.l2c.overall_misses::cpu1.data 148314 # number of overall misses 269111502SCurtis.Dunham@arm.comsystem.l2c.overall_misses::cpu1.l2cache.prefetcher 188965 # number of overall misses 269211502SCurtis.Dunham@arm.comsystem.l2c.overall_misses::total 880663 # number of overall misses 269311502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_miss_latency::cpu0.data 367859500 # number of UpgradeReq miss cycles 269411502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_miss_latency::cpu1.data 359764000 # number of UpgradeReq miss cycles 269511502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_miss_latency::total 727623500 # number of UpgradeReq miss cycles 269611502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_miss_latency::cpu0.data 70353500 # number of SCUpgradeReq miss cycles 269711502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_miss_latency::cpu1.data 71619000 # number of SCUpgradeReq miss cycles 269811502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_miss_latency::total 141972500 # number of SCUpgradeReq miss cycles 269911502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_miss_latency::cpu0.data 7055893500 # number of ReadExReq miss cycles 270011502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_miss_latency::cpu1.data 4403905000 # number of ReadExReq miss cycles 270111502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_miss_latency::total 11459798500 # number of ReadExReq miss cycles 270211502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.dtb.walker 131430500 # number of ReadSharedReq miss cycles 270311502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.itb.walker 136636000 # number of ReadSharedReq miss cycles 270411502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.inst 4206937000 # number of ReadSharedReq miss cycles 270511502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.data 12205051500 # number of ReadSharedReq miss cycles 270611502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.l2cache.prefetcher 27523923010 # number of ReadSharedReq miss cycles 270711502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.dtb.walker 192694000 # number of ReadSharedReq miss cycles 270811502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.itb.walker 194855000 # number of ReadSharedReq miss cycles 270911502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.inst 3362110000 # number of ReadSharedReq miss cycles 271011502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.data 8709641000 # number of ReadSharedReq miss cycles 271111502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.l2cache.prefetcher 22702984983 # number of ReadSharedReq miss cycles 271211502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_latency::total 79366262993 # number of ReadSharedReq miss cycles 271311502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_miss_latency::cpu0.data 47144000 # number of InvalidateReq miss cycles 271411502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_miss_latency::cpu1.data 45361000 # number of InvalidateReq miss cycles 271511502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_miss_latency::total 92505000 # number of InvalidateReq miss cycles 271611502SCurtis.Dunham@arm.comsystem.l2c.demand_miss_latency::cpu0.dtb.walker 131430500 # number of demand (read+write) miss cycles 271711502SCurtis.Dunham@arm.comsystem.l2c.demand_miss_latency::cpu0.itb.walker 136636000 # number of demand (read+write) miss cycles 271811502SCurtis.Dunham@arm.comsystem.l2c.demand_miss_latency::cpu0.inst 4206937000 # number of demand (read+write) miss cycles 271911502SCurtis.Dunham@arm.comsystem.l2c.demand_miss_latency::cpu0.data 19260945000 # number of demand (read+write) miss cycles 272011502SCurtis.Dunham@arm.comsystem.l2c.demand_miss_latency::cpu0.l2cache.prefetcher 27523923010 # number of demand (read+write) miss cycles 272111502SCurtis.Dunham@arm.comsystem.l2c.demand_miss_latency::cpu1.dtb.walker 192694000 # number of demand (read+write) miss cycles 272211502SCurtis.Dunham@arm.comsystem.l2c.demand_miss_latency::cpu1.itb.walker 194855000 # number of demand (read+write) miss cycles 272311502SCurtis.Dunham@arm.comsystem.l2c.demand_miss_latency::cpu1.inst 3362110000 # number of demand (read+write) miss cycles 272411502SCurtis.Dunham@arm.comsystem.l2c.demand_miss_latency::cpu1.data 13113546000 # number of demand (read+write) miss cycles 272511502SCurtis.Dunham@arm.comsystem.l2c.demand_miss_latency::cpu1.l2cache.prefetcher 22702984983 # number of demand (read+write) miss cycles 272611502SCurtis.Dunham@arm.comsystem.l2c.demand_miss_latency::total 90826061493 # number of demand (read+write) miss cycles 272711502SCurtis.Dunham@arm.comsystem.l2c.overall_miss_latency::cpu0.dtb.walker 131430500 # number of overall miss cycles 272811502SCurtis.Dunham@arm.comsystem.l2c.overall_miss_latency::cpu0.itb.walker 136636000 # number of overall miss cycles 272911502SCurtis.Dunham@arm.comsystem.l2c.overall_miss_latency::cpu0.inst 4206937000 # number of overall miss cycles 273011502SCurtis.Dunham@arm.comsystem.l2c.overall_miss_latency::cpu0.data 19260945000 # number of overall miss cycles 273111502SCurtis.Dunham@arm.comsystem.l2c.overall_miss_latency::cpu0.l2cache.prefetcher 27523923010 # number of overall miss cycles 273211502SCurtis.Dunham@arm.comsystem.l2c.overall_miss_latency::cpu1.dtb.walker 192694000 # number of overall miss cycles 273311502SCurtis.Dunham@arm.comsystem.l2c.overall_miss_latency::cpu1.itb.walker 194855000 # number of overall miss cycles 273411502SCurtis.Dunham@arm.comsystem.l2c.overall_miss_latency::cpu1.inst 3362110000 # number of overall miss cycles 273511502SCurtis.Dunham@arm.comsystem.l2c.overall_miss_latency::cpu1.data 13113546000 # number of overall miss cycles 273611502SCurtis.Dunham@arm.comsystem.l2c.overall_miss_latency::cpu1.l2cache.prefetcher 22702984983 # number of overall miss cycles 273711502SCurtis.Dunham@arm.comsystem.l2c.overall_miss_latency::total 90826061493 # number of overall miss cycles 273811502SCurtis.Dunham@arm.comsystem.l2c.WritebackDirty_accesses::writebacks 2606701 # number of WritebackDirty accesses(hits+misses) 273911502SCurtis.Dunham@arm.comsystem.l2c.WritebackDirty_accesses::total 2606701 # number of WritebackDirty accesses(hits+misses) 274011502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_accesses::cpu0.data 219171 # number of UpgradeReq accesses(hits+misses) 274111502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_accesses::cpu1.data 190208 # number of UpgradeReq accesses(hits+misses) 274211502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_accesses::total 409379 # number of UpgradeReq accesses(hits+misses) 274311502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_accesses::cpu0.data 49884 # number of SCUpgradeReq accesses(hits+misses) 274411502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_accesses::cpu1.data 49655 # number of SCUpgradeReq accesses(hits+misses) 274511502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_accesses::total 99539 # number of SCUpgradeReq accesses(hits+misses) 274611502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_accesses::cpu0.data 126467 # number of ReadExReq accesses(hits+misses) 274711502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_accesses::cpu1.data 109980 # number of ReadExReq accesses(hits+misses) 274811502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_accesses::total 236447 # number of ReadExReq accesses(hits+misses) 274911502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_accesses::cpu0.dtb.walker 6135 # number of ReadSharedReq accesses(hits+misses) 275011502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_accesses::cpu0.itb.walker 4844 # number of ReadSharedReq accesses(hits+misses) 275111502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_accesses::cpu0.inst 460700 # number of ReadSharedReq accesses(hits+misses) 275211502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_accesses::cpu0.data 674136 # number of ReadSharedReq accesses(hits+misses) 275311502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_accesses::cpu0.l2cache.prefetcher 498740 # number of ReadSharedReq accesses(hits+misses) 275411502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_accesses::cpu1.dtb.walker 8150 # number of ReadSharedReq accesses(hits+misses) 275511502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_accesses::cpu1.itb.walker 7429 # number of ReadSharedReq accesses(hits+misses) 275611502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_accesses::cpu1.inst 458917 # number of ReadSharedReq accesses(hits+misses) 275711502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_accesses::cpu1.data 636806 # number of ReadSharedReq accesses(hits+misses) 275811502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_accesses::cpu1.l2cache.prefetcher 472131 # number of ReadSharedReq accesses(hits+misses) 275911502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_accesses::total 3227988 # number of ReadSharedReq accesses(hits+misses) 276011502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_accesses::cpu0.data 565273 # number of InvalidateReq accesses(hits+misses) 276111502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_accesses::cpu1.data 236906 # number of InvalidateReq accesses(hits+misses) 276211502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_accesses::total 802179 # number of InvalidateReq accesses(hits+misses) 276311502SCurtis.Dunham@arm.comsystem.l2c.demand_accesses::cpu0.dtb.walker 6135 # number of demand (read+write) accesses 276411502SCurtis.Dunham@arm.comsystem.l2c.demand_accesses::cpu0.itb.walker 4844 # number of demand (read+write) accesses 276511502SCurtis.Dunham@arm.comsystem.l2c.demand_accesses::cpu0.inst 460700 # number of demand (read+write) accesses 276611502SCurtis.Dunham@arm.comsystem.l2c.demand_accesses::cpu0.data 800603 # number of demand (read+write) accesses 276711502SCurtis.Dunham@arm.comsystem.l2c.demand_accesses::cpu0.l2cache.prefetcher 498740 # number of demand (read+write) accesses 276811502SCurtis.Dunham@arm.comsystem.l2c.demand_accesses::cpu1.dtb.walker 8150 # number of demand (read+write) accesses 276911502SCurtis.Dunham@arm.comsystem.l2c.demand_accesses::cpu1.itb.walker 7429 # number of demand (read+write) accesses 277011502SCurtis.Dunham@arm.comsystem.l2c.demand_accesses::cpu1.inst 458917 # number of demand (read+write) accesses 277111502SCurtis.Dunham@arm.comsystem.l2c.demand_accesses::cpu1.data 746786 # number of demand (read+write) accesses 277211502SCurtis.Dunham@arm.comsystem.l2c.demand_accesses::cpu1.l2cache.prefetcher 472131 # number of demand (read+write) accesses 277311502SCurtis.Dunham@arm.comsystem.l2c.demand_accesses::total 3464435 # number of demand (read+write) accesses 277411502SCurtis.Dunham@arm.comsystem.l2c.overall_accesses::cpu0.dtb.walker 6135 # number of overall (read+write) accesses 277511502SCurtis.Dunham@arm.comsystem.l2c.overall_accesses::cpu0.itb.walker 4844 # number of overall (read+write) accesses 277611502SCurtis.Dunham@arm.comsystem.l2c.overall_accesses::cpu0.inst 460700 # number of overall (read+write) accesses 277711502SCurtis.Dunham@arm.comsystem.l2c.overall_accesses::cpu0.data 800603 # number of overall (read+write) accesses 277811502SCurtis.Dunham@arm.comsystem.l2c.overall_accesses::cpu0.l2cache.prefetcher 498740 # number of overall (read+write) accesses 277911502SCurtis.Dunham@arm.comsystem.l2c.overall_accesses::cpu1.dtb.walker 8150 # number of overall (read+write) accesses 278011502SCurtis.Dunham@arm.comsystem.l2c.overall_accesses::cpu1.itb.walker 7429 # number of overall (read+write) accesses 278111502SCurtis.Dunham@arm.comsystem.l2c.overall_accesses::cpu1.inst 458917 # number of overall (read+write) accesses 278211502SCurtis.Dunham@arm.comsystem.l2c.overall_accesses::cpu1.data 746786 # number of overall (read+write) accesses 278311502SCurtis.Dunham@arm.comsystem.l2c.overall_accesses::cpu1.l2cache.prefetcher 472131 # number of overall (read+write) accesses 278411502SCurtis.Dunham@arm.comsystem.l2c.overall_accesses::total 3464435 # number of overall (read+write) accesses 278511502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_miss_rate::cpu0.data 0.279334 # miss rate for UpgradeReq accesses 278611502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_miss_rate::cpu1.data 0.314256 # miss rate for UpgradeReq accesses 278711502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_miss_rate::total 0.295560 # miss rate for UpgradeReq accesses 278811502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.261727 # miss rate for SCUpgradeReq accesses 278911502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.254174 # miss rate for SCUpgradeReq accesses 279011502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_miss_rate::total 0.257959 # miss rate for SCUpgradeReq accesses 279111502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_miss_rate::cpu0.data 0.637146 # miss rate for ReadExReq accesses 279211502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_miss_rate::cpu1.data 0.479442 # miss rate for ReadExReq accesses 279311502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_miss_rate::total 0.563792 # miss rate for ReadExReq accesses 279411502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.dtb.walker 0.238794 # miss rate for ReadSharedReq accesses 279511502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.itb.walker 0.311107 # miss rate for ReadSharedReq accesses 279611502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.inst 0.107002 # miss rate for ReadSharedReq accesses 279711502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.data 0.203489 # miss rate for ReadSharedReq accesses 279811502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.l2cache.prefetcher 0.461026 # miss rate for ReadSharedReq accesses 279911502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.dtb.walker 0.263313 # miss rate for ReadSharedReq accesses 280011502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.itb.walker 0.284830 # miss rate for ReadSharedReq accesses 280111502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.inst 0.085342 # miss rate for ReadSharedReq accesses 280211502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.data 0.150101 # miss rate for ReadSharedReq accesses 280311502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.l2cache.prefetcher 0.400238 # miss rate for ReadSharedReq accesses 280411502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_rate::total 0.231524 # miss rate for ReadSharedReq accesses 280511502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_miss_rate::cpu0.data 0.789622 # miss rate for InvalidateReq accesses 280611502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_miss_rate::cpu1.data 0.483301 # miss rate for InvalidateReq accesses 280711502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_miss_rate::total 0.699157 # miss rate for InvalidateReq accesses 280811502SCurtis.Dunham@arm.comsystem.l2c.demand_miss_rate::cpu0.dtb.walker 0.238794 # miss rate for demand accesses 280911502SCurtis.Dunham@arm.comsystem.l2c.demand_miss_rate::cpu0.itb.walker 0.311107 # miss rate for demand accesses 281011502SCurtis.Dunham@arm.comsystem.l2c.demand_miss_rate::cpu0.inst 0.107002 # miss rate for demand accesses 281111502SCurtis.Dunham@arm.comsystem.l2c.demand_miss_rate::cpu0.data 0.271991 # miss rate for demand accesses 281211502SCurtis.Dunham@arm.comsystem.l2c.demand_miss_rate::cpu0.l2cache.prefetcher 0.461026 # miss rate for demand accesses 281311502SCurtis.Dunham@arm.comsystem.l2c.demand_miss_rate::cpu1.dtb.walker 0.263313 # miss rate for demand accesses 281411502SCurtis.Dunham@arm.comsystem.l2c.demand_miss_rate::cpu1.itb.walker 0.284830 # miss rate for demand accesses 281511502SCurtis.Dunham@arm.comsystem.l2c.demand_miss_rate::cpu1.inst 0.085342 # miss rate for demand accesses 281611502SCurtis.Dunham@arm.comsystem.l2c.demand_miss_rate::cpu1.data 0.198603 # miss rate for demand accesses 281711502SCurtis.Dunham@arm.comsystem.l2c.demand_miss_rate::cpu1.l2cache.prefetcher 0.400238 # miss rate for demand accesses 281811502SCurtis.Dunham@arm.comsystem.l2c.demand_miss_rate::total 0.254201 # miss rate for demand accesses 281911502SCurtis.Dunham@arm.comsystem.l2c.overall_miss_rate::cpu0.dtb.walker 0.238794 # miss rate for overall accesses 282011502SCurtis.Dunham@arm.comsystem.l2c.overall_miss_rate::cpu0.itb.walker 0.311107 # miss rate for overall accesses 282111502SCurtis.Dunham@arm.comsystem.l2c.overall_miss_rate::cpu0.inst 0.107002 # miss rate for overall accesses 282211502SCurtis.Dunham@arm.comsystem.l2c.overall_miss_rate::cpu0.data 0.271991 # miss rate for overall accesses 282311502SCurtis.Dunham@arm.comsystem.l2c.overall_miss_rate::cpu0.l2cache.prefetcher 0.461026 # miss rate for overall accesses 282411502SCurtis.Dunham@arm.comsystem.l2c.overall_miss_rate::cpu1.dtb.walker 0.263313 # miss rate for overall accesses 282511502SCurtis.Dunham@arm.comsystem.l2c.overall_miss_rate::cpu1.itb.walker 0.284830 # miss rate for overall accesses 282611502SCurtis.Dunham@arm.comsystem.l2c.overall_miss_rate::cpu1.inst 0.085342 # miss rate for overall accesses 282711502SCurtis.Dunham@arm.comsystem.l2c.overall_miss_rate::cpu1.data 0.198603 # miss rate for overall accesses 282811502SCurtis.Dunham@arm.comsystem.l2c.overall_miss_rate::cpu1.l2cache.prefetcher 0.400238 # miss rate for overall accesses 282911502SCurtis.Dunham@arm.comsystem.l2c.overall_miss_rate::total 0.254201 # miss rate for overall accesses 283011502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_avg_miss_latency::cpu0.data 6008.616184 # average UpgradeReq miss latency 283111502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_avg_miss_latency::cpu1.data 6018.737244 # average UpgradeReq miss latency 283211502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_avg_miss_latency::total 6013.616153 # average UpgradeReq miss latency 283311502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 5388.595282 # average SCUpgradeReq miss latency 283411502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 5674.589969 # average SCUpgradeReq miss latency 283511502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_avg_miss_latency::total 5529.170074 # average SCUpgradeReq miss latency 283611502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_avg_miss_latency::cpu0.data 87566.004368 # average ReadExReq miss latency 283711502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_avg_miss_latency::cpu1.data 83519.600220 # average ReadExReq miss latency 283811502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_avg_miss_latency::total 85965.466930 # average ReadExReq miss latency 283911502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.dtb.walker 89713.651877 # average ReadSharedReq miss latency 284011502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.itb.walker 90667.551427 # average ReadSharedReq miss latency 284111502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.inst 85340.331873 # average ReadSharedReq miss latency 284211502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 88971.719432 # average ReadSharedReq miss latency 284311502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.l2cache.prefetcher 119704.621410 # average ReadSharedReq miss latency 284411502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.dtb.walker 89792.171482 # average ReadSharedReq miss latency 284511502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.itb.walker 92086.483932 # average ReadSharedReq miss latency 284611502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.inst 85844.759351 # average ReadSharedReq miss latency 284711502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 91119.328346 # average ReadSharedReq miss latency 284811502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.l2cache.prefetcher 120143.862530 # average ReadSharedReq miss latency 284911502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::total 106196.060503 # average ReadSharedReq miss latency 285011502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_avg_miss_latency::cpu0.data 105.620676 # average InvalidateReq miss latency 285111502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_avg_miss_latency::cpu1.data 396.176319 # average InvalidateReq miss latency 285211502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_avg_miss_latency::total 164.937443 # average InvalidateReq miss latency 285311502SCurtis.Dunham@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.dtb.walker 89713.651877 # average overall miss latency 285411502SCurtis.Dunham@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.itb.walker 90667.551427 # average overall miss latency 285511502SCurtis.Dunham@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.inst 85340.331873 # average overall miss latency 285611502SCurtis.Dunham@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.data 88451.553796 # average overall miss latency 285711502SCurtis.Dunham@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 119704.621410 # average overall miss latency 285811502SCurtis.Dunham@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.dtb.walker 89792.171482 # average overall miss latency 285911502SCurtis.Dunham@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.itb.walker 92086.483932 # average overall miss latency 286011502SCurtis.Dunham@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.inst 85844.759351 # average overall miss latency 286111502SCurtis.Dunham@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.data 88417.452162 # average overall miss latency 286211502SCurtis.Dunham@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 120143.862530 # average overall miss latency 286311502SCurtis.Dunham@arm.comsystem.l2c.demand_avg_miss_latency::total 103133.731624 # average overall miss latency 286411502SCurtis.Dunham@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.dtb.walker 89713.651877 # average overall miss latency 286511502SCurtis.Dunham@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.itb.walker 90667.551427 # average overall miss latency 286611502SCurtis.Dunham@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.inst 85340.331873 # average overall miss latency 286711502SCurtis.Dunham@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.data 88451.553796 # average overall miss latency 286811502SCurtis.Dunham@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 119704.621410 # average overall miss latency 286911502SCurtis.Dunham@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.dtb.walker 89792.171482 # average overall miss latency 287011502SCurtis.Dunham@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.itb.walker 92086.483932 # average overall miss latency 287111502SCurtis.Dunham@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.inst 85844.759351 # average overall miss latency 287211502SCurtis.Dunham@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.data 88417.452162 # average overall miss latency 287311502SCurtis.Dunham@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 120143.862530 # average overall miss latency 287411502SCurtis.Dunham@arm.comsystem.l2c.overall_avg_miss_latency::total 103133.731624 # average overall miss latency 287511502SCurtis.Dunham@arm.comsystem.l2c.blocked_cycles::no_mshrs 237 # number of cycles access was blocked 287610515SN/Asystem.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked 287711502SCurtis.Dunham@arm.comsystem.l2c.blocked::no_mshrs 1 # number of cycles access was blocked 287810515SN/Asystem.l2c.blocked::no_targets 0 # number of cycles access was blocked 287911502SCurtis.Dunham@arm.comsystem.l2c.avg_blocked_cycles::no_mshrs 237 # average number of cycles each access was blocked 288010515SN/Asystem.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 288111502SCurtis.Dunham@arm.comsystem.l2c.writebacks::writebacks 1068644 # number of writebacks 288211502SCurtis.Dunham@arm.comsystem.l2c.writebacks::total 1068644 # number of writebacks 288311502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_hits::cpu0.inst 42 # number of ReadSharedReq MSHR hits 288411502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_hits::cpu0.data 7 # number of ReadSharedReq MSHR hits 288511502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_hits::cpu1.inst 109 # number of ReadSharedReq MSHR hits 288611502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_hits::cpu1.data 24 # number of ReadSharedReq MSHR hits 288711502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_hits::total 182 # number of ReadSharedReq MSHR hits 288811502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_hits::cpu0.inst 42 # number of demand (read+write) MSHR hits 288911502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_hits::cpu0.data 7 # number of demand (read+write) MSHR hits 289011502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_hits::cpu1.inst 109 # number of demand (read+write) MSHR hits 289111502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_hits::cpu1.data 24 # number of demand (read+write) MSHR hits 289211502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_hits::total 182 # number of demand (read+write) MSHR hits 289311502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_hits::cpu0.inst 42 # number of overall MSHR hits 289411502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_hits::cpu0.data 7 # number of overall MSHR hits 289511502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_hits::cpu1.inst 109 # number of overall MSHR hits 289611502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_hits::cpu1.data 24 # number of overall MSHR hits 289711502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_hits::total 182 # number of overall MSHR hits 289811502SCurtis.Dunham@arm.comsystem.l2c.CleanEvict_mshr_misses::writebacks 46836 # number of CleanEvict MSHR misses 289911502SCurtis.Dunham@arm.comsystem.l2c.CleanEvict_mshr_misses::total 46836 # number of CleanEvict MSHR misses 290011502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_mshr_misses::cpu0.data 61222 # number of UpgradeReq MSHR misses 290111502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_mshr_misses::cpu1.data 59774 # number of UpgradeReq MSHR misses 290211502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_mshr_misses::total 120996 # number of UpgradeReq MSHR misses 290311502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_mshr_misses::cpu0.data 13056 # number of SCUpgradeReq MSHR misses 290411502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_mshr_misses::cpu1.data 12621 # number of SCUpgradeReq MSHR misses 290511502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_mshr_misses::total 25677 # number of SCUpgradeReq MSHR misses 290611502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_mshr_misses::cpu0.data 80578 # number of ReadExReq MSHR misses 290711502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_mshr_misses::cpu1.data 52729 # number of ReadExReq MSHR misses 290811502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_mshr_misses::total 133307 # number of ReadExReq MSHR misses 290911502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.dtb.walker 1465 # number of ReadSharedReq MSHR misses 291011502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.itb.walker 1507 # number of ReadSharedReq MSHR misses 291111502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.inst 49254 # number of ReadSharedReq MSHR misses 291211502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.data 137172 # number of ReadSharedReq MSHR misses 291311502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.l2cache.prefetcher 229932 # number of ReadSharedReq MSHR misses 291411502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.dtb.walker 2146 # number of ReadSharedReq MSHR misses 291511502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.itb.walker 2116 # number of ReadSharedReq MSHR misses 291611502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.inst 39056 # number of ReadSharedReq MSHR misses 291711502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.data 95561 # number of ReadSharedReq MSHR misses 291811502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.l2cache.prefetcher 188965 # number of ReadSharedReq MSHR misses 291911502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_misses::total 747174 # number of ReadSharedReq MSHR misses 292011502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_mshr_misses::cpu0.data 446352 # number of InvalidateReq MSHR misses 292111502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_mshr_misses::cpu1.data 114497 # number of InvalidateReq MSHR misses 292211502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_mshr_misses::total 560849 # number of InvalidateReq MSHR misses 292311502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_misses::cpu0.dtb.walker 1465 # number of demand (read+write) MSHR misses 292411502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_misses::cpu0.itb.walker 1507 # number of demand (read+write) MSHR misses 292511502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_misses::cpu0.inst 49254 # number of demand (read+write) MSHR misses 292611502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_misses::cpu0.data 217750 # number of demand (read+write) MSHR misses 292711502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher 229932 # number of demand (read+write) MSHR misses 292811502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_misses::cpu1.dtb.walker 2146 # number of demand (read+write) MSHR misses 292911502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_misses::cpu1.itb.walker 2116 # number of demand (read+write) MSHR misses 293011502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_misses::cpu1.inst 39056 # number of demand (read+write) MSHR misses 293111502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_misses::cpu1.data 148290 # number of demand (read+write) MSHR misses 293211502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher 188965 # number of demand (read+write) MSHR misses 293311502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_misses::total 880481 # number of demand (read+write) MSHR misses 293411502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_misses::cpu0.dtb.walker 1465 # number of overall MSHR misses 293511502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_misses::cpu0.itb.walker 1507 # number of overall MSHR misses 293611502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_misses::cpu0.inst 49254 # number of overall MSHR misses 293711502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_misses::cpu0.data 217750 # number of overall MSHR misses 293811502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher 229932 # number of overall MSHR misses 293911502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_misses::cpu1.dtb.walker 2146 # number of overall MSHR misses 294011502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_misses::cpu1.itb.walker 2116 # number of overall MSHR misses 294111502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_misses::cpu1.inst 39056 # number of overall MSHR misses 294211502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_misses::cpu1.data 148290 # number of overall MSHR misses 294311502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher 188965 # number of overall MSHR misses 294411502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_misses::total 880481 # number of overall MSHR misses 294510827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable::cpu0.inst 43125 # number of ReadReq MSHR uncacheable 294611502SCurtis.Dunham@arm.comsystem.l2c.ReadReq_mshr_uncacheable::cpu0.data 27617 # number of ReadReq MSHR uncacheable 294710827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable::cpu1.inst 110 # number of ReadReq MSHR uncacheable 294811502SCurtis.Dunham@arm.comsystem.l2c.ReadReq_mshr_uncacheable::cpu1.data 11033 # number of ReadReq MSHR uncacheable 294911502SCurtis.Dunham@arm.comsystem.l2c.ReadReq_mshr_uncacheable::total 81885 # number of ReadReq MSHR uncacheable 295011502SCurtis.Dunham@arm.comsystem.l2c.WriteReq_mshr_uncacheable::cpu0.data 26565 # number of WriteReq MSHR uncacheable 295111502SCurtis.Dunham@arm.comsystem.l2c.WriteReq_mshr_uncacheable::cpu1.data 11949 # number of WriteReq MSHR uncacheable 295211502SCurtis.Dunham@arm.comsystem.l2c.WriteReq_mshr_uncacheable::total 38514 # number of WriteReq MSHR uncacheable 295310827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_misses::cpu0.inst 43125 # number of overall MSHR uncacheable misses 295411502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_uncacheable_misses::cpu0.data 54182 # number of overall MSHR uncacheable misses 295510827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_misses::cpu1.inst 110 # number of overall MSHR uncacheable misses 295611502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_uncacheable_misses::cpu1.data 22982 # number of overall MSHR uncacheable misses 295711502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_uncacheable_misses::total 120399 # number of overall MSHR uncacheable misses 295811502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 1334926500 # number of UpgradeReq MSHR miss cycles 295911502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 1302438000 # number of UpgradeReq MSHR miss cycles 296011502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_mshr_miss_latency::total 2637364500 # number of UpgradeReq MSHR miss cycles 296111502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 323030000 # number of SCUpgradeReq MSHR miss cycles 296211502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 313272000 # number of SCUpgradeReq MSHR miss cycles 296311502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_latency::total 636302000 # number of SCUpgradeReq MSHR miss cycles 296411502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_mshr_miss_latency::cpu0.data 6250073584 # number of ReadExReq MSHR miss cycles 296511502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_mshr_miss_latency::cpu1.data 3876565100 # number of ReadExReq MSHR miss cycles 296611502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_mshr_miss_latency::total 10126638684 # number of ReadExReq MSHR miss cycles 296711502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.dtb.walker 116780001 # number of ReadSharedReq MSHR miss cycles 296811502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.itb.walker 121565002 # number of ReadSharedReq MSHR miss cycles 296911502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.inst 3711112036 # number of ReadSharedReq MSHR miss cycles 297011502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data 10832879176 # number of ReadSharedReq MSHR miss cycles 297111502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.l2cache.prefetcher 25224418397 # number of ReadSharedReq MSHR miss cycles 297211502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.dtb.walker 171229509 # number of ReadSharedReq MSHR miss cycles 297311502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.itb.walker 173694002 # number of ReadSharedReq MSHR miss cycles 297411502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.inst 2962814058 # number of ReadSharedReq MSHR miss cycles 297511502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data 7752148763 # number of ReadSharedReq MSHR miss cycles 297611502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.l2cache.prefetcher 20813061565 # number of ReadSharedReq MSHR miss cycles 297711502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::total 71879702509 # number of ReadSharedReq MSHR miss cycles 297811502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_mshr_miss_latency::cpu0.data 8910827500 # number of InvalidateReq MSHR miss cycles 297911502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_mshr_miss_latency::cpu1.data 2333318000 # number of InvalidateReq MSHR miss cycles 298011502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_mshr_miss_latency::total 11244145500 # number of InvalidateReq MSHR miss cycles 298111502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 116780001 # number of demand (read+write) MSHR miss cycles 298211502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.itb.walker 121565002 # number of demand (read+write) MSHR miss cycles 298311502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.inst 3711112036 # number of demand (read+write) MSHR miss cycles 298411502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.data 17082952760 # number of demand (read+write) MSHR miss cycles 298511502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher 25224418397 # number of demand (read+write) MSHR miss cycles 298611502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 171229509 # number of demand (read+write) MSHR miss cycles 298711502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.itb.walker 173694002 # number of demand (read+write) MSHR miss cycles 298811502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.inst 2962814058 # number of demand (read+write) MSHR miss cycles 298911502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.data 11628713863 # number of demand (read+write) MSHR miss cycles 299011502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher 20813061565 # number of demand (read+write) MSHR miss cycles 299111502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_latency::total 82006341193 # number of demand (read+write) MSHR miss cycles 299211502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 116780001 # number of overall MSHR miss cycles 299311502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.itb.walker 121565002 # number of overall MSHR miss cycles 299411502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.inst 3711112036 # number of overall MSHR miss cycles 299511502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.data 17082952760 # number of overall MSHR miss cycles 299611502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 25224418397 # number of overall MSHR miss cycles 299711502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 171229509 # number of overall MSHR miss cycles 299811502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.itb.walker 173694002 # number of overall MSHR miss cycles 299911502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.inst 2962814058 # number of overall MSHR miss cycles 300011502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.data 11628713863 # number of overall MSHR miss cycles 300111502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 20813061565 # number of overall MSHR miss cycles 300211502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_latency::total 82006341193 # number of overall MSHR miss cycles 300311502SCurtis.Dunham@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 2719782000 # number of ReadReq MSHR uncacheable cycles 300411502SCurtis.Dunham@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 4353667507 # number of ReadReq MSHR uncacheable cycles 300511502SCurtis.Dunham@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 7421000 # number of ReadReq MSHR uncacheable cycles 300611502SCurtis.Dunham@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 1606781004 # number of ReadReq MSHR uncacheable cycles 300711502SCurtis.Dunham@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::total 8687651511 # number of ReadReq MSHR uncacheable cycles 300811502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu0.inst 2719782000 # number of overall MSHR uncacheable cycles 300911502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu0.data 4353667507 # number of overall MSHR uncacheable cycles 301011502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu1.inst 7421000 # number of overall MSHR uncacheable cycles 301111502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu1.data 1606781004 # number of overall MSHR uncacheable cycles 301211502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_uncacheable_latency::total 8687651511 # number of overall MSHR uncacheable cycles 301310892Sandreas.hansson@arm.comsystem.l2c.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses 301410892Sandreas.hansson@arm.comsystem.l2c.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses 301511502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.279334 # mshr miss rate for UpgradeReq accesses 301611502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.314256 # mshr miss rate for UpgradeReq accesses 301711502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_mshr_miss_rate::total 0.295560 # mshr miss rate for UpgradeReq accesses 301811502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.261727 # mshr miss rate for SCUpgradeReq accesses 301911502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.254174 # mshr miss rate for SCUpgradeReq accesses 302011502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_rate::total 0.257959 # mshr miss rate for SCUpgradeReq accesses 302111502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.637146 # mshr miss rate for ReadExReq accesses 302211502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.479442 # mshr miss rate for ReadExReq accesses 302311502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_mshr_miss_rate::total 0.563792 # mshr miss rate for ReadExReq accesses 302411502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.dtb.walker 0.238794 # mshr miss rate for ReadSharedReq accesses 302511502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.itb.walker 0.311107 # mshr miss rate for ReadSharedReq accesses 302611502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.inst 0.106911 # mshr miss rate for ReadSharedReq accesses 302711502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data 0.203478 # mshr miss rate for ReadSharedReq accesses 302811502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.l2cache.prefetcher 0.461026 # mshr miss rate for ReadSharedReq accesses 302911502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.dtb.walker 0.263313 # mshr miss rate for ReadSharedReq accesses 303011502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.itb.walker 0.284830 # mshr miss rate for ReadSharedReq accesses 303111502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.inst 0.085105 # mshr miss rate for ReadSharedReq accesses 303211502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data 0.150063 # mshr miss rate for ReadSharedReq accesses 303311502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.l2cache.prefetcher 0.400238 # mshr miss rate for ReadSharedReq accesses 303411502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::total 0.231467 # mshr miss rate for ReadSharedReq accesses 303511502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_mshr_miss_rate::cpu0.data 0.789622 # mshr miss rate for InvalidateReq accesses 303611502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_mshr_miss_rate::cpu1.data 0.483301 # mshr miss rate for InvalidateReq accesses 303711502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_mshr_miss_rate::total 0.699157 # mshr miss rate for InvalidateReq accesses 303811502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.238794 # mshr miss rate for demand accesses 303911502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.311107 # mshr miss rate for demand accesses 304011502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.inst 0.106911 # mshr miss rate for demand accesses 304111502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.data 0.271982 # mshr miss rate for demand accesses 304211502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher 0.461026 # mshr miss rate for demand accesses 304311502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.263313 # mshr miss rate for demand accesses 304411502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.284830 # mshr miss rate for demand accesses 304511502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.inst 0.085105 # mshr miss rate for demand accesses 304611502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.data 0.198571 # mshr miss rate for demand accesses 304711502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher 0.400238 # mshr miss rate for demand accesses 304811502SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_rate::total 0.254149 # mshr miss rate for demand accesses 304911502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.238794 # mshr miss rate for overall accesses 305011502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.311107 # mshr miss rate for overall accesses 305111502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.inst 0.106911 # mshr miss rate for overall accesses 305211502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.data 0.271982 # mshr miss rate for overall accesses 305311502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher 0.461026 # mshr miss rate for overall accesses 305411502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.263313 # mshr miss rate for overall accesses 305511502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.284830 # mshr miss rate for overall accesses 305611502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.inst 0.085105 # mshr miss rate for overall accesses 305711502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.data 0.198571 # mshr miss rate for overall accesses 305811502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher 0.400238 # mshr miss rate for overall accesses 305911502SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_rate::total 0.254149 # mshr miss rate for overall accesses 306011502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 21804.686224 # average UpgradeReq mshr miss latency 306111502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 21789.373306 # average UpgradeReq mshr miss latency 306211502SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_avg_mshr_miss_latency::total 21797.121392 # average UpgradeReq mshr miss latency 306311502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 24741.881127 # average SCUpgradeReq mshr miss latency 306411502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 24821.487996 # average SCUpgradeReq mshr miss latency 306511502SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 24781.010243 # average SCUpgradeReq mshr miss latency 306611502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 77565.508997 # average ReadExReq mshr miss latency 306711502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 73518.653872 # average ReadExReq mshr miss latency 306811502SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_avg_mshr_miss_latency::total 75964.793177 # average ReadExReq mshr miss latency 306911502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.dtb.walker 79713.311263 # average ReadSharedReq mshr miss latency 307011502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.itb.walker 80666.889184 # average ReadSharedReq mshr miss latency 307111502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 75346.409144 # average ReadSharedReq mshr miss latency 307211502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 78972.962237 # average ReadSharedReq mshr miss latency 307311502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 109703.818507 # average ReadSharedReq mshr miss latency 307411502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.dtb.walker 79790.078751 # average ReadSharedReq mshr miss latency 307511502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.itb.walker 82086.012287 # average ReadSharedReq mshr miss latency 307611502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 75860.663099 # average ReadSharedReq mshr miss latency 307711502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 81122.516121 # average ReadSharedReq mshr miss latency 307811502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 110142.415606 # average ReadSharedReq mshr miss latency 307911502SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::total 96202.092831 # average ReadSharedReq mshr miss latency 308011502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_avg_mshr_miss_latency::cpu0.data 19963.677770 # average InvalidateReq mshr miss latency 308111502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_avg_mshr_miss_latency::cpu1.data 20378.857088 # average InvalidateReq mshr miss latency 308211502SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_avg_mshr_miss_latency::total 20048.436388 # average InvalidateReq mshr miss latency 308311502SCurtis.Dunham@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 79713.311263 # average overall mshr miss latency 308411502SCurtis.Dunham@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 80666.889184 # average overall mshr miss latency 308511502SCurtis.Dunham@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.inst 75346.409144 # average overall mshr miss latency 308611502SCurtis.Dunham@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.data 78452.136670 # average overall mshr miss latency 308711502SCurtis.Dunham@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 109703.818507 # average overall mshr miss latency 308811502SCurtis.Dunham@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 79790.078751 # average overall mshr miss latency 308911502SCurtis.Dunham@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 82086.012287 # average overall mshr miss latency 309011502SCurtis.Dunham@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.inst 75860.663099 # average overall mshr miss latency 309111502SCurtis.Dunham@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.data 78418.732639 # average overall mshr miss latency 309211502SCurtis.Dunham@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 110142.415606 # average overall mshr miss latency 309311502SCurtis.Dunham@arm.comsystem.l2c.demand_avg_mshr_miss_latency::total 93138.115636 # average overall mshr miss latency 309411502SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 79713.311263 # average overall mshr miss latency 309511502SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 80666.889184 # average overall mshr miss latency 309611502SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.inst 75346.409144 # average overall mshr miss latency 309711502SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.data 78452.136670 # average overall mshr miss latency 309811502SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 109703.818507 # average overall mshr miss latency 309911502SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 79790.078751 # average overall mshr miss latency 310011502SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 82086.012287 # average overall mshr miss latency 310111502SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.inst 75860.663099 # average overall mshr miss latency 310211502SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.data 78418.732639 # average overall mshr miss latency 310311502SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 110142.415606 # average overall mshr miss latency 310411502SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_miss_latency::total 93138.115636 # average overall mshr miss latency 310511502SCurtis.Dunham@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 63067.408696 # average ReadReq mshr uncacheable latency 310611502SCurtis.Dunham@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 157644.476482 # average ReadReq mshr uncacheable latency 310711502SCurtis.Dunham@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 67463.636364 # average ReadReq mshr uncacheable latency 310811502SCurtis.Dunham@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 145634.098069 # average ReadReq mshr uncacheable latency 310911502SCurtis.Dunham@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::total 106095.762484 # average ReadReq mshr uncacheable latency 311011502SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 63067.408696 # average overall mshr uncacheable latency 311111502SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 80352.654147 # average overall mshr uncacheable latency 311211502SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 67463.636364 # average overall mshr uncacheable latency 311311502SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 69914.759551 # average overall mshr uncacheable latency 311411502SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::total 72157.173324 # average overall mshr uncacheable latency 311511502SCurtis.Dunham@arm.comsystem.membus.snoop_filter.tot_requests 3697678 # Total number of requests made to the snoop filter. 311611502SCurtis.Dunham@arm.comsystem.membus.snoop_filter.hit_single_requests 2246661 # Number of requests hitting in the snoop filter with a single holder of the requested data. 311711502SCurtis.Dunham@arm.comsystem.membus.snoop_filter.hit_multi_requests 3188 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 311811502SCurtis.Dunham@arm.comsystem.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. 311911502SCurtis.Dunham@arm.comsystem.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 312011502SCurtis.Dunham@arm.comsystem.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 312111502SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadReq 81885 # Transaction distribution 312211502SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadResp 837971 # Transaction distribution 312311502SCurtis.Dunham@arm.comsystem.membus.trans_dist::WriteReq 38514 # Transaction distribution 312411502SCurtis.Dunham@arm.comsystem.membus.trans_dist::WriteResp 38514 # Transaction distribution 312511502SCurtis.Dunham@arm.comsystem.membus.trans_dist::WritebackDirty 1175339 # Transaction distribution 312611502SCurtis.Dunham@arm.comsystem.membus.trans_dist::CleanEvict 216465 # Transaction distribution 312711502SCurtis.Dunham@arm.comsystem.membus.trans_dist::UpgradeReq 402269 # Transaction distribution 312811502SCurtis.Dunham@arm.comsystem.membus.trans_dist::SCUpgradeReq 335845 # Transaction distribution 312911502SCurtis.Dunham@arm.comsystem.membus.trans_dist::UpgradeResp 22 # Transaction distribution 313011502SCurtis.Dunham@arm.comsystem.membus.trans_dist::SCUpgradeFailReq 1 # Transaction distribution 313111502SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadExReq 147056 # Transaction distribution 313211502SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadExResp 129063 # Transaction distribution 313311502SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadSharedReq 756086 # Transaction distribution 313411502SCurtis.Dunham@arm.comsystem.membus.trans_dist::InvalidateReq 664574 # Transaction distribution 313511502SCurtis.Dunham@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 122674 # Packet count per connected master and slave (bytes) 313610535SN/Asystem.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 92 # Packet count per connected master and slave (bytes) 313711502SCurtis.Dunham@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 26434 # Packet count per connected master and slave (bytes) 313811502SCurtis.Dunham@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.physmem.port 4433526 # Packet count per connected master and slave (bytes) 313911502SCurtis.Dunham@arm.comsystem.membus.pkt_count_system.l2c.mem_side::total 4582726 # Packet count per connected master and slave (bytes) 314011502SCurtis.Dunham@arm.comsystem.membus.pkt_count_system.iocache.mem_side::system.physmem.port 237876 # Packet count per connected master and slave (bytes) 314111502SCurtis.Dunham@arm.comsystem.membus.pkt_count_system.iocache.mem_side::total 237876 # Packet count per connected master and slave (bytes) 314211502SCurtis.Dunham@arm.comsystem.membus.pkt_count::total 4820602 # Packet count per connected master and slave (bytes) 314311502SCurtis.Dunham@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 155781 # Cumulative packet size per connected master and slave (bytes) 314410535SN/Asystem.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port 204 # Cumulative packet size per connected master and slave (bytes) 314511502SCurtis.Dunham@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 52868 # Cumulative packet size per connected master and slave (bytes) 314611502SCurtis.Dunham@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.physmem.port 124620204 # Cumulative packet size per connected master and slave (bytes) 314711502SCurtis.Dunham@arm.comsystem.membus.pkt_size_system.l2c.mem_side::total 124829057 # Cumulative packet size per connected master and slave (bytes) 314811502SCurtis.Dunham@arm.comsystem.membus.pkt_size_system.iocache.mem_side::system.physmem.port 7253952 # Cumulative packet size per connected master and slave (bytes) 314911502SCurtis.Dunham@arm.comsystem.membus.pkt_size_system.iocache.mem_side::total 7253952 # Cumulative packet size per connected master and slave (bytes) 315011502SCurtis.Dunham@arm.comsystem.membus.pkt_size::total 132083009 # Cumulative packet size per connected master and slave (bytes) 315111502SCurtis.Dunham@arm.comsystem.membus.snoops 605187 # Total snoops (count) 315211502SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::samples 2426230 # Request fanout histogram 315311502SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::mean 0.013777 # Request fanout histogram 315411502SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::stdev 0.116566 # Request fanout histogram 315510535SN/Asystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 315611502SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::0 2392803 98.62% 98.62% # Request fanout histogram 315711502SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::1 33427 1.38% 100.00% # Request fanout histogram 315810535SN/Asystem.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 315910535SN/Asystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 316011502SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::min_value 0 # Request fanout histogram 316110535SN/Asystem.membus.snoop_fanout::max_value 1 # Request fanout histogram 316211502SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::total 2426230 # Request fanout histogram 316311502SCurtis.Dunham@arm.comsystem.membus.reqLayer0.occupancy 101268497 # Layer occupancy (ticks) 316410535SN/Asystem.membus.reqLayer0.utilization 0.0 # Layer utilization (%) 316511138Sandreas.hansson@arm.comsystem.membus.reqLayer1.occupancy 54500 # Layer occupancy (ticks) 316610535SN/Asystem.membus.reqLayer1.utilization 0.0 # Layer utilization (%) 316711502SCurtis.Dunham@arm.comsystem.membus.reqLayer2.occupancy 21861496 # Layer occupancy (ticks) 316810535SN/Asystem.membus.reqLayer2.utilization 0.0 # Layer utilization (%) 316911502SCurtis.Dunham@arm.comsystem.membus.reqLayer5.occupancy 8209418227 # Layer occupancy (ticks) 317010535SN/Asystem.membus.reqLayer5.utilization 0.0 # Layer utilization (%) 317111502SCurtis.Dunham@arm.comsystem.membus.respLayer2.occupancy 4835085635 # Layer occupancy (ticks) 317210535SN/Asystem.membus.respLayer2.utilization 0.0 # Layer utilization (%) 317311502SCurtis.Dunham@arm.comsystem.membus.respLayer3.occupancy 45398182 # Layer occupancy (ticks) 317410535SN/Asystem.membus.respLayer3.utilization 0.0 # Layer utilization (%) 317511239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_cpu.clock 16667 # Clock period in ticks 317611239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_ddr.clock 25000 # Clock period in ticks 317711239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_hsbm.clock 25000 # Clock period in ticks 317811239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_pxl.clock 42105 # Clock period in ticks 317911239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_smb.clock 20000 # Clock period in ticks 318011239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_sys.clock 16667 # Clock period in ticks 318110515SN/Asystem.realview.ethernet.txBytes 966 # Bytes Transmitted 318210515SN/Asystem.realview.ethernet.txPackets 3 # Number of Packets Transmitted 318310515SN/Asystem.realview.ethernet.txIpChecksums 0 # Number of tx IP Checksums done by device 318410515SN/Asystem.realview.ethernet.txTcpChecksums 0 # Number of tx TCP Checksums done by device 318510515SN/Asystem.realview.ethernet.txUdpChecksums 0 # Number of tx UDP Checksums done by device 318610515SN/Asystem.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA 318710515SN/Asystem.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA 318810515SN/Asystem.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA 318910515SN/Asystem.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA 319011374Ssteve.reinhardt@amd.comsystem.realview.ethernet.totBandwidth 163 # Total Bandwidth (bits/s) 319110515SN/Asystem.realview.ethernet.totPackets 3 # Total Packets 319210515SN/Asystem.realview.ethernet.totBytes 966 # Total Bytes 319310515SN/Asystem.realview.ethernet.totPPS 0 # Total Tranmission Rate (packets/s) 319411374Ssteve.reinhardt@amd.comsystem.realview.ethernet.txBandwidth 163 # Transmit Bandwidth (bits/s) 319510515SN/Asystem.realview.ethernet.txPPS 0 # Packet Tranmission Rate (packets/s) 319610515SN/Asystem.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU 319710515SN/Asystem.realview.ethernet.coalescedSwi 0 # average number of Swi's coalesced into each post 319810515SN/Asystem.realview.ethernet.totalSwi 0 # total number of Swi written to ISR 319910515SN/Asystem.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU 320010515SN/Asystem.realview.ethernet.coalescedRxIdle 0 # average number of RxIdle's coalesced into each post 320110515SN/Asystem.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR 320210515SN/Asystem.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU 320310515SN/Asystem.realview.ethernet.coalescedRxOk 0 # average number of RxOk's coalesced into each post 320410515SN/Asystem.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR 320510515SN/Asystem.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU 320610515SN/Asystem.realview.ethernet.coalescedRxDesc 0 # average number of RxDesc's coalesced into each post 320710515SN/Asystem.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR 320810515SN/Asystem.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU 320910515SN/Asystem.realview.ethernet.coalescedTxOk 0 # average number of TxOk's coalesced into each post 321010515SN/Asystem.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR 321110515SN/Asystem.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU 321210515SN/Asystem.realview.ethernet.coalescedTxIdle 0 # average number of TxIdle's coalesced into each post 321310515SN/Asystem.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR 321410515SN/Asystem.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU 321510515SN/Asystem.realview.ethernet.coalescedTxDesc 0 # average number of TxDesc's coalesced into each post 321610515SN/Asystem.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR 321710515SN/Asystem.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU 321810515SN/Asystem.realview.ethernet.coalescedRxOrn 0 # average number of RxOrn's coalesced into each post 321910515SN/Asystem.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR 322010515SN/Asystem.realview.ethernet.coalescedTotal 0 # average number of interrupts coalesced into each post 322110515SN/Asystem.realview.ethernet.postedInterrupts 13 # number of posts to CPU 322210515SN/Asystem.realview.ethernet.droppedPackets 0 # number of packets dropped 322311239Sandreas.sandberg@arm.comsystem.realview.mcc.osc_clcd.clock 42105 # Clock period in ticks 322411239Sandreas.sandberg@arm.comsystem.realview.mcc.osc_mcc.clock 20000 # Clock period in ticks 322511239Sandreas.sandberg@arm.comsystem.realview.mcc.osc_peripheral.clock 41667 # Clock period in ticks 322611239Sandreas.sandberg@arm.comsystem.realview.mcc.osc_system_bus.clock 41667 # Clock period in ticks 322711502SCurtis.Dunham@arm.comsystem.toL2Bus.snoop_filter.tot_requests 10840157 # Total number of requests made to the snoop filter. 322811502SCurtis.Dunham@arm.comsystem.toL2Bus.snoop_filter.hit_single_requests 5896724 # Number of requests hitting in the snoop filter with a single holder of the requested data. 322911502SCurtis.Dunham@arm.comsystem.toL2Bus.snoop_filter.hit_multi_requests 1754214 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 323011502SCurtis.Dunham@arm.comsystem.toL2Bus.snoop_filter.tot_snoops 132701 # Total number of snoops made to the snoop filter. 323111502SCurtis.Dunham@arm.comsystem.toL2Bus.snoop_filter.hit_single_snoops 121224 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 323211502SCurtis.Dunham@arm.comsystem.toL2Bus.snoop_filter.hit_multi_snoops 11477 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 323311502SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::ReadReq 81887 # Transaction distribution 323411502SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::ReadResp 4082535 # Transaction distribution 323511502SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::WriteReq 38514 # Transaction distribution 323611502SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::WriteResp 38514 # Transaction distribution 323711502SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::WritebackDirty 3675345 # Transaction distribution 323811502SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::CleanEvict 2314292 # Transaction distribution 323911502SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::UpgradeReq 683405 # Transaction distribution 324011502SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::SCUpgradeReq 409707 # Transaction distribution 324111502SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::UpgradeResp 1093112 # Transaction distribution 324211502SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::SCUpgradeFailReq 115 # Transaction distribution 324311502SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::UpgradeFailResp 115 # Transaction distribution 324411502SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::ReadExReq 292338 # Transaction distribution 324511502SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::ReadExResp 292338 # Transaction distribution 324611502SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::ReadSharedReq 4001459 # Transaction distribution 324711502SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::InvalidateReq 832376 # Transaction distribution 324811502SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::InvalidateResp 802179 # Transaction distribution 324911502SCurtis.Dunham@arm.comsystem.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 8623692 # Packet count per connected master and slave (bytes) 325011502SCurtis.Dunham@arm.comsystem.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 7234411 # Packet count per connected master and slave (bytes) 325111502SCurtis.Dunham@arm.comsystem.toL2Bus.pkt_count::total 15858103 # Packet count per connected master and slave (bytes) 325211502SCurtis.Dunham@arm.comsystem.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 210145531 # Cumulative packet size per connected master and slave (bytes) 325311502SCurtis.Dunham@arm.comsystem.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 178915910 # Cumulative packet size per connected master and slave (bytes) 325411502SCurtis.Dunham@arm.comsystem.toL2Bus.pkt_size::total 389061441 # Cumulative packet size per connected master and slave (bytes) 325511502SCurtis.Dunham@arm.comsystem.toL2Bus.snoops 2781791 # Total snoops (count) 325611502SCurtis.Dunham@arm.comsystem.toL2Bus.snoop_fanout::samples 7676067 # Request fanout histogram 325711502SCurtis.Dunham@arm.comsystem.toL2Bus.snoop_fanout::mean 0.360389 # Request fanout histogram 325811502SCurtis.Dunham@arm.comsystem.toL2Bus.snoop_fanout::stdev 0.483218 # Request fanout histogram 325910515SN/Asystem.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 326011502SCurtis.Dunham@arm.comsystem.toL2Bus.snoop_fanout::0 4921172 64.11% 64.11% # Request fanout histogram 326111502SCurtis.Dunham@arm.comsystem.toL2Bus.snoop_fanout::1 2743418 35.74% 99.85% # Request fanout histogram 326211502SCurtis.Dunham@arm.comsystem.toL2Bus.snoop_fanout::2 11477 0.15% 100.00% # Request fanout histogram 326310515SN/Asystem.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 326411138Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 326510515SN/Asystem.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 326611502SCurtis.Dunham@arm.comsystem.toL2Bus.snoop_fanout::total 7676067 # Request fanout histogram 326711502SCurtis.Dunham@arm.comsystem.toL2Bus.reqLayer0.occupancy 8520913919 # Layer occupancy (ticks) 326810515SN/Asystem.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) 326911502SCurtis.Dunham@arm.comsystem.toL2Bus.snoopLayer0.occupancy 2554437 # Layer occupancy (ticks) 327010515SN/Asystem.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 327111502SCurtis.Dunham@arm.comsystem.toL2Bus.respLayer0.occupancy 3920667694 # Layer occupancy (ticks) 327210515SN/Asystem.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 327311502SCurtis.Dunham@arm.comsystem.toL2Bus.respLayer1.occupancy 3580148330 # Layer occupancy (ticks) 327410515SN/Asystem.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 327510515SN/A 327610515SN/A---------- End Simulation Statistics ---------- 3277