stats.txt revision 11570
110515SAli.Saidi@ARM.com 210515SAli.Saidi@ARM.com---------- Begin Simulation Statistics ---------- 311570SCurtis.Dunham@arm.comsim_seconds 51.327143 # Number of seconds simulated 411570SCurtis.Dunham@arm.comsim_ticks 51327142820000 # Number of ticks simulated 511570SCurtis.Dunham@arm.comfinal_tick 51327142820000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 610515SAli.Saidi@ARM.comsim_freq 1000000000000 # Frequency of simulated ticks 711570SCurtis.Dunham@arm.comhost_inst_rate 147527 # Simulator instruction rate (inst/s) 811570SCurtis.Dunham@arm.comhost_op_rate 173346 # Simulator op (including micro ops) rate (op/s) 911570SCurtis.Dunham@arm.comhost_tick_rate 8926963197 # Simulator tick rate (ticks/s) 1011570SCurtis.Dunham@arm.comhost_mem_usage 681308 # Number of bytes of host memory used 1111570SCurtis.Dunham@arm.comhost_seconds 5749.68 # Real time elapsed on the host 1211570SCurtis.Dunham@arm.comsim_insts 848230502 # Number of instructions simulated 1311570SCurtis.Dunham@arm.comsim_ops 996685945 # Number of ops (including micro ops) simulated 1410515SAli.Saidi@ARM.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1510515SAli.Saidi@ARM.comsystem.clk_domain.clock 1000 # Clock period in ticks 1611570SCurtis.Dunham@arm.comsystem.physmem.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 1711441Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu.dtb.walker 227712 # Number of bytes read from this memory 1811570SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu.itb.walker 212864 # Number of bytes read from this memory 1911570SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu.inst 5673056 # Number of bytes read from this memory 2011570SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu.data 41642312 # Number of bytes read from this memory 2111570SCurtis.Dunham@arm.comsystem.physmem.bytes_read::realview.ide 444928 # Number of bytes read from this memory 2211570SCurtis.Dunham@arm.comsystem.physmem.bytes_read::total 48200872 # Number of bytes read from this memory 2311570SCurtis.Dunham@arm.comsystem.physmem.bytes_inst_read::cpu.inst 5673056 # Number of instructions bytes read from this memory 2411570SCurtis.Dunham@arm.comsystem.physmem.bytes_inst_read::total 5673056 # Number of instructions bytes read from this memory 2511570SCurtis.Dunham@arm.comsystem.physmem.bytes_written::writebacks 68445056 # Number of bytes written to this memory 2610585Sandreas.hansson@arm.comsystem.physmem.bytes_written::cpu.data 20580 # Number of bytes written to this memory 2711570SCurtis.Dunham@arm.comsystem.physmem.bytes_written::total 68465636 # Number of bytes written to this memory 2811441Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu.dtb.walker 3558 # Number of read requests responded to by this memory 2911570SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu.itb.walker 3326 # Number of read requests responded to by this memory 3011570SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu.inst 104594 # Number of read requests responded to by this memory 3111570SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu.data 650674 # Number of read requests responded to by this memory 3211570SCurtis.Dunham@arm.comsystem.physmem.num_reads::realview.ide 6952 # Number of read requests responded to by this memory 3311570SCurtis.Dunham@arm.comsystem.physmem.num_reads::total 769104 # Number of read requests responded to by this memory 3411570SCurtis.Dunham@arm.comsystem.physmem.num_writes::writebacks 1069454 # Number of write requests responded to by this memory 3510585Sandreas.hansson@arm.comsystem.physmem.num_writes::cpu.data 2573 # Number of write requests responded to by this memory 3611570SCurtis.Dunham@arm.comsystem.physmem.num_writes::total 1072027 # Number of write requests responded to by this memory 3711441Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.dtb.walker 4436 # Total read bandwidth from this memory (bytes/s) 3811570SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu.itb.walker 4147 # Total read bandwidth from this memory (bytes/s) 3911570SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu.inst 110527 # Total read bandwidth from this memory (bytes/s) 4011570SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu.data 811312 # Total read bandwidth from this memory (bytes/s) 4111570SCurtis.Dunham@arm.comsystem.physmem.bw_read::realview.ide 8668 # Total read bandwidth from this memory (bytes/s) 4211570SCurtis.Dunham@arm.comsystem.physmem.bw_read::total 939091 # Total read bandwidth from this memory (bytes/s) 4311570SCurtis.Dunham@arm.comsystem.physmem.bw_inst_read::cpu.inst 110527 # Instruction read bandwidth from this memory (bytes/s) 4411570SCurtis.Dunham@arm.comsystem.physmem.bw_inst_read::total 110527 # Instruction read bandwidth from this memory (bytes/s) 4511570SCurtis.Dunham@arm.comsystem.physmem.bw_write::writebacks 1333506 # Write bandwidth from this memory (bytes/s) 4611138Sandreas.hansson@arm.comsystem.physmem.bw_write::cpu.data 401 # Write bandwidth from this memory (bytes/s) 4711570SCurtis.Dunham@arm.comsystem.physmem.bw_write::total 1333907 # Write bandwidth from this memory (bytes/s) 4811570SCurtis.Dunham@arm.comsystem.physmem.bw_total::writebacks 1333506 # Total bandwidth to/from this memory (bytes/s) 4911441Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.dtb.walker 4436 # Total bandwidth to/from this memory (bytes/s) 5011570SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu.itb.walker 4147 # Total bandwidth to/from this memory (bytes/s) 5111570SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu.inst 110527 # Total bandwidth to/from this memory (bytes/s) 5211570SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu.data 811713 # Total bandwidth to/from this memory (bytes/s) 5311570SCurtis.Dunham@arm.comsystem.physmem.bw_total::realview.ide 8668 # Total bandwidth to/from this memory (bytes/s) 5411570SCurtis.Dunham@arm.comsystem.physmem.bw_total::total 2272998 # Total bandwidth to/from this memory (bytes/s) 5511570SCurtis.Dunham@arm.comsystem.physmem.readReqs 769104 # Number of read requests accepted 5611570SCurtis.Dunham@arm.comsystem.physmem.writeReqs 1072027 # Number of write requests accepted 5711570SCurtis.Dunham@arm.comsystem.physmem.readBursts 769104 # Number of DRAM read bursts, including those serviced by the write queue 5811570SCurtis.Dunham@arm.comsystem.physmem.writeBursts 1072027 # Number of DRAM write bursts, including those merged in the write queue 5911570SCurtis.Dunham@arm.comsystem.physmem.bytesReadDRAM 49176064 # Total number of bytes read from DRAM 6011570SCurtis.Dunham@arm.comsystem.physmem.bytesReadWrQ 46592 # Total number of bytes read from write queue 6111570SCurtis.Dunham@arm.comsystem.physmem.bytesWritten 68464384 # Total number of bytes written to DRAM 6211570SCurtis.Dunham@arm.comsystem.physmem.bytesReadSys 48200872 # Total read bytes from the system interface side 6311570SCurtis.Dunham@arm.comsystem.physmem.bytesWrittenSys 68465636 # Total written bytes from the system interface side 6411570SCurtis.Dunham@arm.comsystem.physmem.servicedByWrQ 728 # Number of DRAM read bursts serviced by the write queue 6511570SCurtis.Dunham@arm.comsystem.physmem.mergedWrBursts 2250 # Number of DRAM write bursts merged with an existing one 6611336Sandreas.hansson@arm.comsystem.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 6711570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::0 44564 # Per bank write bursts 6811570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::1 52315 # Per bank write bursts 6911570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::2 47721 # Per bank write bursts 7011570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::3 44538 # Per bank write bursts 7111570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::4 44659 # Per bank write bursts 7211570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::5 50872 # Per bank write bursts 7311570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::6 46439 # Per bank write bursts 7411570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::7 47959 # Per bank write bursts 7511570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::8 44018 # Per bank write bursts 7611570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::9 71274 # Per bank write bursts 7711570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::10 43972 # Per bank write bursts 7811570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::11 51692 # Per bank write bursts 7911570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::12 45026 # Per bank write bursts 8011570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::13 46672 # Per bank write bursts 8111570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::14 42515 # Per bank write bursts 8211570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::15 44140 # Per bank write bursts 8311570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::0 64758 # Per bank write bursts 8411570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::1 69412 # Per bank write bursts 8511570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::2 67623 # Per bank write bursts 8611570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::3 66442 # Per bank write bursts 8711570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::4 66817 # Per bank write bursts 8811570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::5 69740 # Per bank write bursts 8911570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::6 65132 # Per bank write bursts 9011570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::7 69008 # Per bank write bursts 9111570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::8 65482 # Per bank write bursts 9211570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::9 70623 # Per bank write bursts 9311570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::10 64235 # Per bank write bursts 9411570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::11 70444 # Per bank write bursts 9511570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::12 64965 # Per bank write bursts 9611570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::13 66804 # Per bank write bursts 9711570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::14 64273 # Per bank write bursts 9811570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::15 63998 # Per bank write bursts 9910515SAli.Saidi@ARM.comsystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 10011570SCurtis.Dunham@arm.comsystem.physmem.numWrRetry 34 # Number of times write queue was full causing retry 10111570SCurtis.Dunham@arm.comsystem.physmem.totGap 51327141408500 # Total gap between requests 10210515SAli.Saidi@ARM.comsystem.physmem.readPktSize::0 0 # Read request sizes (log2) 10310515SAli.Saidi@ARM.comsystem.physmem.readPktSize::1 0 # Read request sizes (log2) 10410515SAli.Saidi@ARM.comsystem.physmem.readPktSize::2 0 # Read request sizes (log2) 10510515SAli.Saidi@ARM.comsystem.physmem.readPktSize::3 13 # Read request sizes (log2) 10610515SAli.Saidi@ARM.comsystem.physmem.readPktSize::4 21272 # Read request sizes (log2) 10710515SAli.Saidi@ARM.comsystem.physmem.readPktSize::5 0 # Read request sizes (log2) 10811570SCurtis.Dunham@arm.comsystem.physmem.readPktSize::6 747819 # Read request sizes (log2) 10910515SAli.Saidi@ARM.comsystem.physmem.writePktSize::0 0 # Write request sizes (log2) 11010515SAli.Saidi@ARM.comsystem.physmem.writePktSize::1 0 # Write request sizes (log2) 11110515SAli.Saidi@ARM.comsystem.physmem.writePktSize::2 1 # Write request sizes (log2) 11210515SAli.Saidi@ARM.comsystem.physmem.writePktSize::3 2572 # Write request sizes (log2) 11310515SAli.Saidi@ARM.comsystem.physmem.writePktSize::4 0 # Write request sizes (log2) 11410515SAli.Saidi@ARM.comsystem.physmem.writePktSize::5 0 # Write request sizes (log2) 11511570SCurtis.Dunham@arm.comsystem.physmem.writePktSize::6 1069454 # Write request sizes (log2) 11611570SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::0 515353 # What read queue length does an incoming req see 11711570SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::1 203905 # What read queue length does an incoming req see 11811570SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::2 30484 # What read queue length does an incoming req see 11911570SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::3 12938 # What read queue length does an incoming req see 12011570SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::4 574 # What read queue length does an incoming req see 12111570SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::5 579 # What read queue length does an incoming req see 12211570SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::6 553 # What read queue length does an incoming req see 12311570SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::7 1284 # What read queue length does an incoming req see 12411570SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::8 806 # What read queue length does an incoming req see 12511570SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::9 364 # What read queue length does an incoming req see 12611570SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::10 401 # What read queue length does an incoming req see 12711570SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::11 183 # What read queue length does an incoming req see 12811570SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::12 172 # What read queue length does an incoming req see 12911570SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::13 141 # What read queue length does an incoming req see 13011441Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::14 125 # What read queue length does an incoming req see 13111570SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::15 125 # What read queue length does an incoming req see 13211570SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::16 111 # What read queue length does an incoming req see 13311570SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::17 106 # What read queue length does an incoming req see 13411441Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::18 94 # What read queue length does an incoming req see 13511570SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::19 69 # What read queue length does an incoming req see 13611570SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::20 9 # What read queue length does an incoming req see 13711570SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 13811353Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 13911353Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 14010515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 14110515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 14210515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 14310515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 14410515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 14510515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 14610515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 14710515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 14810515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see 14910515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see 15010515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see 15110515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see 15210515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see 15310515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see 15410515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see 15510515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 15610515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 15710515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 15810515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 15910515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 16010515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 16110515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 16210515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see 16311570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::15 26806 # What write queue length does an incoming req see 16411570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::16 32475 # What write queue length does an incoming req see 16511570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::17 49254 # What write queue length does an incoming req see 16611570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::18 54613 # What write queue length does an incoming req see 16711570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::19 60437 # What write queue length does an incoming req see 16811570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::20 61007 # What write queue length does an incoming req see 16911570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::21 61838 # What write queue length does an incoming req see 17011570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::22 62183 # What write queue length does an incoming req see 17111570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::23 62151 # What write queue length does an incoming req see 17211570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::24 69842 # What write queue length does an incoming req see 17311570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::25 64006 # What write queue length does an incoming req see 17411570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::26 76985 # What write queue length does an incoming req see 17511570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::27 62423 # What write queue length does an incoming req see 17611570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::28 65026 # What write queue length does an incoming req see 17711570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::29 68511 # What write queue length does an incoming req see 17811570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::30 60500 # What write queue length does an incoming req see 17911570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::31 59306 # What write queue length does an incoming req see 18011570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::32 57192 # What write queue length does an incoming req see 18111570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::33 3147 # What write queue length does an incoming req see 18211570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::34 1524 # What write queue length does an incoming req see 18311570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::35 1240 # What write queue length does an incoming req see 18411570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::36 919 # What write queue length does an incoming req see 18511570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::37 939 # What write queue length does an incoming req see 18611570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::38 829 # What write queue length does an incoming req see 18711570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::39 673 # What write queue length does an incoming req see 18811570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::40 609 # What write queue length does an incoming req see 18911570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::41 591 # What write queue length does an incoming req see 19011570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::42 462 # What write queue length does an incoming req see 19111570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::43 293 # What write queue length does an incoming req see 19211570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::44 314 # What write queue length does an incoming req see 19311570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::45 359 # What write queue length does an incoming req see 19411570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::46 262 # What write queue length does an incoming req see 19511570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::47 302 # What write queue length does an incoming req see 19611570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::48 251 # What write queue length does an incoming req see 19711570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::49 241 # What write queue length does an incoming req see 19811570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::50 318 # What write queue length does an incoming req see 19911570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::51 215 # What write queue length does an incoming req see 20011570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::52 262 # What write queue length does an incoming req see 20111570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::53 145 # What write queue length does an incoming req see 20211570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::54 182 # What write queue length does an incoming req see 20311570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::55 155 # What write queue length does an incoming req see 20411570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::56 167 # What write queue length does an incoming req see 20511570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::57 131 # What write queue length does an incoming req see 20611570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::58 121 # What write queue length does an incoming req see 20711570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::59 143 # What write queue length does an incoming req see 20811570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::60 131 # What write queue length does an incoming req see 20911570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::61 126 # What write queue length does an incoming req see 21011570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::62 82 # What write queue length does an incoming req see 21111570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::63 74 # What write queue length does an incoming req see 21211570SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::samples 471870 # Bytes accessed per row activation 21311570SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::mean 249.306089 # Bytes accessed per row activation 21411570SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::gmean 149.569568 # Bytes accessed per row activation 21511570SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::stdev 290.567780 # Bytes accessed per row activation 21611570SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::0-127 207742 44.03% 44.03% # Bytes accessed per row activation 21711570SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::128-255 122462 25.95% 69.98% # Bytes accessed per row activation 21811570SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::256-383 42886 9.09% 79.07% # Bytes accessed per row activation 21911570SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::384-511 22733 4.82% 83.88% # Bytes accessed per row activation 22011570SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::512-639 14982 3.18% 87.06% # Bytes accessed per row activation 22111570SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::640-767 9606 2.04% 89.09% # Bytes accessed per row activation 22211570SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::768-895 7566 1.60% 90.70% # Bytes accessed per row activation 22311570SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::896-1023 6003 1.27% 91.97% # Bytes accessed per row activation 22411570SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::1024-1151 37890 8.03% 100.00% # Bytes accessed per row activation 22511570SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::total 471870 # Bytes accessed per row activation 22611570SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::samples 54238 # Reads before turning the bus around for writes 22711570SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::mean 14.166341 # Reads before turning the bus around for writes 22811570SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::stdev 76.651597 # Reads before turning the bus around for writes 22911570SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::0-511 54233 99.99% 99.99% # Reads before turning the bus around for writes 23011570SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::512-1023 2 0.00% 99.99% # Reads before turning the bus around for writes 23111570SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::1024-1535 1 0.00% 100.00% # Reads before turning the bus around for writes 23211353Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::10240-10751 1 0.00% 100.00% # Reads before turning the bus around for writes 23311353Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::13824-14335 1 0.00% 100.00% # Reads before turning the bus around for writes 23411570SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::total 54238 # Reads before turning the bus around for writes 23511570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::samples 54238 # Writes before turning the bus around for reads 23611570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::mean 19.723367 # Writes before turning the bus around for reads 23711570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::gmean 18.775784 # Writes before turning the bus around for reads 23811570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::stdev 8.950161 # Writes before turning the bus around for reads 23911570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::16-19 40620 74.89% 74.89% # Writes before turning the bus around for reads 24011570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::20-23 4585 8.45% 83.35% # Writes before turning the bus around for reads 24111570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::24-27 5200 9.59% 92.93% # Writes before turning the bus around for reads 24211570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::28-31 1381 2.55% 95.48% # Writes before turning the bus around for reads 24311570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::32-35 413 0.76% 96.24% # Writes before turning the bus around for reads 24411570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::36-39 235 0.43% 96.67% # Writes before turning the bus around for reads 24511570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::40-43 311 0.57% 97.25% # Writes before turning the bus around for reads 24611570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::44-47 127 0.23% 97.48% # Writes before turning the bus around for reads 24711570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::48-51 390 0.72% 98.20% # Writes before turning the bus around for reads 24811570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::52-55 127 0.23% 98.43% # Writes before turning the bus around for reads 24911570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::56-59 50 0.09% 98.53% # Writes before turning the bus around for reads 25011570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::60-63 65 0.12% 98.65% # Writes before turning the bus around for reads 25111570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::64-67 327 0.60% 99.25% # Writes before turning the bus around for reads 25211570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::68-71 36 0.07% 99.32% # Writes before turning the bus around for reads 25311570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::72-75 29 0.05% 99.37% # Writes before turning the bus around for reads 25411570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::76-79 111 0.20% 99.57% # Writes before turning the bus around for reads 25511570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::80-83 166 0.31% 99.88% # Writes before turning the bus around for reads 25611441Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::84-87 3 0.01% 99.89% # Writes before turning the bus around for reads 25711570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::88-91 3 0.01% 99.89% # Writes before turning the bus around for reads 25811570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::92-95 1 0.00% 99.89% # Writes before turning the bus around for reads 25911570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::96-99 1 0.00% 99.89% # Writes before turning the bus around for reads 26011570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::100-103 1 0.00% 99.90% # Writes before turning the bus around for reads 26111570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::104-107 1 0.00% 99.90% # Writes before turning the bus around for reads 26211570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::108-111 2 0.00% 99.90% # Writes before turning the bus around for reads 26311353Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::112-115 2 0.00% 99.91% # Writes before turning the bus around for reads 26411570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::120-123 1 0.00% 99.91% # Writes before turning the bus around for reads 26511570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::124-127 5 0.01% 99.92% # Writes before turning the bus around for reads 26611570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::128-131 17 0.03% 99.95% # Writes before turning the bus around for reads 26711570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::140-143 2 0.00% 99.95% # Writes before turning the bus around for reads 26811570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::144-147 12 0.02% 99.97% # Writes before turning the bus around for reads 26911570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::148-151 2 0.00% 99.98% # Writes before turning the bus around for reads 27011570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::156-159 2 0.00% 99.98% # Writes before turning the bus around for reads 27111570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::168-171 1 0.00% 99.98% # Writes before turning the bus around for reads 27211570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::172-175 1 0.00% 99.99% # Writes before turning the bus around for reads 27311570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::176-179 5 0.01% 99.99% # Writes before turning the bus around for reads 27411570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::180-183 2 0.00% 100.00% # Writes before turning the bus around for reads 27511570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::212-215 1 0.00% 100.00% # Writes before turning the bus around for reads 27611570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::total 54238 # Writes before turning the bus around for reads 27711570SCurtis.Dunham@arm.comsystem.physmem.totQLat 15209667379 # Total ticks spent queuing 27811570SCurtis.Dunham@arm.comsystem.physmem.totMemAccLat 29616717379 # Total ticks spent from burst creation until serviced by the DRAM 27911570SCurtis.Dunham@arm.comsystem.physmem.totBusLat 3841880000 # Total ticks spent in databus transfers 28011570SCurtis.Dunham@arm.comsystem.physmem.avgQLat 19794.56 # Average queueing delay per DRAM burst 28110515SAli.Saidi@ARM.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 28211570SCurtis.Dunham@arm.comsystem.physmem.avgMemAccLat 38544.56 # Average memory access latency per DRAM burst 28311353Sandreas.hansson@arm.comsystem.physmem.avgRdBW 0.96 # Average DRAM read bandwidth in MiByte/s 28411353Sandreas.hansson@arm.comsystem.physmem.avgWrBW 1.33 # Average achieved write bandwidth in MiByte/s 28511353Sandreas.hansson@arm.comsystem.physmem.avgRdBWSys 0.94 # Average system read bandwidth in MiByte/s 28611353Sandreas.hansson@arm.comsystem.physmem.avgWrBWSys 1.33 # Average system write bandwidth in MiByte/s 28710515SAli.Saidi@ARM.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 28811138Sandreas.hansson@arm.comsystem.physmem.busUtil 0.02 # Data bus utilization in percentage 28911138Sandreas.hansson@arm.comsystem.physmem.busUtilRead 0.01 # Data bus utilization in percentage for reads 29011138Sandreas.hansson@arm.comsystem.physmem.busUtilWrite 0.01 # Data bus utilization in percentage for writes 29111570SCurtis.Dunham@arm.comsystem.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing 29211570SCurtis.Dunham@arm.comsystem.physmem.avgWrQLen 23.49 # Average write queue length when enqueuing 29311570SCurtis.Dunham@arm.comsystem.physmem.readRowHits 580662 # Number of row buffer hits during reads 29411570SCurtis.Dunham@arm.comsystem.physmem.writeRowHits 785598 # Number of row buffer hits during writes 29511570SCurtis.Dunham@arm.comsystem.physmem.readRowHitRate 75.57 # Row buffer hit rate for reads 29611441Sandreas.hansson@arm.comsystem.physmem.writeRowHitRate 73.44 # Row buffer hit rate for writes 29711570SCurtis.Dunham@arm.comsystem.physmem.avgGap 27878049.64 # Average gap between requests 29811570SCurtis.Dunham@arm.comsystem.physmem.pageHitRate 74.33 # Row buffer hit rate, read and write combined 29911570SCurtis.Dunham@arm.comsystem.physmem_0.actEnergy 1803657240 # Energy for activate commands per rank (pJ) 30011570SCurtis.Dunham@arm.comsystem.physmem_0.preEnergy 984138375 # Energy for precharge commands per rank (pJ) 30111570SCurtis.Dunham@arm.comsystem.physmem_0.readEnergy 2956722600 # Energy for read commands per rank (pJ) 30211570SCurtis.Dunham@arm.comsystem.physmem_0.writeEnergy 3492279360 # Energy for write commands per rank (pJ) 30311353Sandreas.hansson@arm.comsystem.physmem_0.refreshEnergy 3352439216880 # Energy for refresh commands per rank (pJ) 30411570SCurtis.Dunham@arm.comsystem.physmem_0.actBackEnergy 1235640856320 # Energy for active background per rank (pJ) 30511570SCurtis.Dunham@arm.comsystem.physmem_0.preBackEnergy 29712388110000 # Energy for precharge background per rank (pJ) 30611570SCurtis.Dunham@arm.comsystem.physmem_0.totalEnergy 34309704980775 # Total energy per rank (pJ) 30711570SCurtis.Dunham@arm.comsystem.physmem_0.averagePower 668.451533 # Core power per rank (mW) 30811570SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::IDLE 49429181288166 # Time in different power states 30911353Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::REF 1713925980000 # Time in different power states 31010628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states 31111570SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::ACT 184032075584 # Time in different power states 31210628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states 31311570SCurtis.Dunham@arm.comsystem.physmem_1.actEnergy 1763679960 # Energy for activate commands per rank (pJ) 31411570SCurtis.Dunham@arm.comsystem.physmem_1.preEnergy 962325375 # Energy for precharge commands per rank (pJ) 31511570SCurtis.Dunham@arm.comsystem.physmem_1.readEnergy 3036563400 # Energy for read commands per rank (pJ) 31611570SCurtis.Dunham@arm.comsystem.physmem_1.writeEnergy 3439739520 # Energy for write commands per rank (pJ) 31711353Sandreas.hansson@arm.comsystem.physmem_1.refreshEnergy 3352439216880 # Energy for refresh commands per rank (pJ) 31811570SCurtis.Dunham@arm.comsystem.physmem_1.actBackEnergy 1235034526230 # Energy for active background per rank (pJ) 31911570SCurtis.Dunham@arm.comsystem.physmem_1.preBackEnergy 29712919978500 # Energy for precharge background per rank (pJ) 32011570SCurtis.Dunham@arm.comsystem.physmem_1.totalEnergy 34309596029865 # Total energy per rank (pJ) 32111570SCurtis.Dunham@arm.comsystem.physmem_1.averagePower 668.449411 # Core power per rank (mW) 32211570SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::IDLE 49430060847495 # Time in different power states 32311353Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::REF 1713925980000 # Time in different power states 32410628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states 32511570SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::ACT 183155359005 # Time in different power states 32610628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states 32711570SCurtis.Dunham@arm.comsystem.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 32811201Sandreas.hansson@arm.comsystem.realview.nvmem.bytes_read::cpu.inst 384 # Number of bytes read from this memory 32910585Sandreas.hansson@arm.comsystem.realview.nvmem.bytes_read::cpu.data 36 # Number of bytes read from this memory 33011201Sandreas.hansson@arm.comsystem.realview.nvmem.bytes_read::total 420 # Number of bytes read from this memory 33111201Sandreas.hansson@arm.comsystem.realview.nvmem.bytes_inst_read::cpu.inst 384 # Number of instructions bytes read from this memory 33211201Sandreas.hansson@arm.comsystem.realview.nvmem.bytes_inst_read::total 384 # Number of instructions bytes read from this memory 33311201Sandreas.hansson@arm.comsystem.realview.nvmem.num_reads::cpu.inst 24 # Number of read requests responded to by this memory 33410585Sandreas.hansson@arm.comsystem.realview.nvmem.num_reads::cpu.data 5 # Number of read requests responded to by this memory 33511201Sandreas.hansson@arm.comsystem.realview.nvmem.num_reads::total 29 # Number of read requests responded to by this memory 33611201Sandreas.hansson@arm.comsystem.realview.nvmem.bw_read::cpu.inst 7 # Total read bandwidth from this memory (bytes/s) 33710585Sandreas.hansson@arm.comsystem.realview.nvmem.bw_read::cpu.data 1 # Total read bandwidth from this memory (bytes/s) 33811167Sjthestness@gmail.comsystem.realview.nvmem.bw_read::total 8 # Total read bandwidth from this memory (bytes/s) 33911201Sandreas.hansson@arm.comsystem.realview.nvmem.bw_inst_read::cpu.inst 7 # Instruction read bandwidth from this memory (bytes/s) 34011201Sandreas.hansson@arm.comsystem.realview.nvmem.bw_inst_read::total 7 # Instruction read bandwidth from this memory (bytes/s) 34111201Sandreas.hansson@arm.comsystem.realview.nvmem.bw_total::cpu.inst 7 # Total bandwidth to/from this memory (bytes/s) 34210585Sandreas.hansson@arm.comsystem.realview.nvmem.bw_total::cpu.data 1 # Total bandwidth to/from this memory (bytes/s) 34311167Sjthestness@gmail.comsystem.realview.nvmem.bw_total::total 8 # Total bandwidth to/from this memory (bytes/s) 34411570SCurtis.Dunham@arm.comsystem.realview.vram.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 34511570SCurtis.Dunham@arm.comsystem.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 34611570SCurtis.Dunham@arm.comsystem.bridge.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 34710585Sandreas.hansson@arm.comsystem.cf0.dma_read_full_pages 122 # Number of full page size DMA reads (not PRD). 34810585Sandreas.hansson@arm.comsystem.cf0.dma_read_bytes 499712 # Number of bytes transfered via DMA reads (not PRD). 34910585Sandreas.hansson@arm.comsystem.cf0.dma_read_txs 122 # Number of DMA read transactions (not PRD). 35010585Sandreas.hansson@arm.comsystem.cf0.dma_write_full_pages 1666 # Number of full page size DMA writes. 35110585Sandreas.hansson@arm.comsystem.cf0.dma_write_bytes 6826496 # Number of bytes transfered via DMA writes. 35210585Sandreas.hansson@arm.comsystem.cf0.dma_write_txs 1669 # Number of DMA write transactions. 35311570SCurtis.Dunham@arm.comsystem.cpu.branchPred.lookups 225047911 # Number of BP lookups 35411570SCurtis.Dunham@arm.comsystem.cpu.branchPred.condPredicted 149825196 # Number of conditional branches predicted 35511570SCurtis.Dunham@arm.comsystem.cpu.branchPred.condIncorrect 12305756 # Number of conditional branches incorrect 35611570SCurtis.Dunham@arm.comsystem.cpu.branchPred.BTBLookups 158986930 # Number of BTB lookups 35711570SCurtis.Dunham@arm.comsystem.cpu.branchPred.BTBHits 98148773 # Number of BTB hits 35810585Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 35911570SCurtis.Dunham@arm.comsystem.cpu.branchPred.BTBHitPct 61.733863 # BTB Hit Percentage 36011570SCurtis.Dunham@arm.comsystem.cpu.branchPred.usedRAS 30878370 # Number of times the RAS was used to get a target. 36111570SCurtis.Dunham@arm.comsystem.cpu.branchPred.RASInCorrect 343644 # Number of incorrect RAS predictions. 36211570SCurtis.Dunham@arm.comsystem.cpu.branchPred.indirectLookups 6734089 # Number of indirect predictor lookups. 36311570SCurtis.Dunham@arm.comsystem.cpu.branchPred.indirectHits 4745857 # Number of indirect target hits. 36411570SCurtis.Dunham@arm.comsystem.cpu.branchPred.indirectMisses 1988232 # Number of indirect misses. 36511570SCurtis.Dunham@arm.comsystem.cpu.branchPredindirectMispredicted 765703 # Number of mispredicted indirect branches. 36610585Sandreas.hansson@arm.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 36711570SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 36810628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 36910628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 37010628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 37110628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 37210628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 37310628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 37410628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 37510628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 37610585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 37710585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 37810585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 37910585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 38010585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 38110585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 38210585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 38310585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 38410585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 38510585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 38610585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 38710585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 38810585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 38910585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 39010585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 39110585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 39210585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 39310585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 39410585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 39510585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 39610585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 39711570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 39811570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walks 948773 # Table walker walks requested 39911570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walksLong 948773 # Table walker walks initiated with long descriptors 40011570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walksLongTerminationLevel::Level2 15596 # Level at which table walker walks with long descriptors terminate 40111570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walksLongTerminationLevel::Level3 155468 # Level at which table walker walks with long descriptors terminate 40211570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walksSquashedBefore 437937 # Table walks squashed before starting 40311570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkWaitTime::samples 510836 # Table walker wait (enqueue to first request) latency 40411570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkWaitTime::mean 2285.186439 # Table walker wait (enqueue to first request) latency 40511570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkWaitTime::stdev 14758.274331 # Table walker wait (enqueue to first request) latency 40611570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkWaitTime::0-65535 507265 99.30% 99.30% # Table walker wait (enqueue to first request) latency 40711570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkWaitTime::65536-131071 2025 0.40% 99.70% # Table walker wait (enqueue to first request) latency 40811570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkWaitTime::131072-196607 1066 0.21% 99.91% # Table walker wait (enqueue to first request) latency 40911570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkWaitTime::196608-262143 211 0.04% 99.95% # Table walker wait (enqueue to first request) latency 41011570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkWaitTime::262144-327679 145 0.03% 99.98% # Table walker wait (enqueue to first request) latency 41111570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkWaitTime::327680-393215 26 0.01% 99.98% # Table walker wait (enqueue to first request) latency 41211570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkWaitTime::393216-458751 51 0.01% 99.99% # Table walker wait (enqueue to first request) latency 41311570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkWaitTime::458752-524287 43 0.01% 100.00% # Table walker wait (enqueue to first request) latency 41411570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkWaitTime::524288-589823 2 0.00% 100.00% # Table walker wait (enqueue to first request) latency 41511570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkWaitTime::655360-720895 2 0.00% 100.00% # Table walker wait (enqueue to first request) latency 41611570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkWaitTime::total 510836 # Table walker wait (enqueue to first request) latency 41711570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkCompletionTime::samples 488329 # Table walker service (enqueue to completion) latency 41811570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkCompletionTime::mean 23221.803333 # Table walker service (enqueue to completion) latency 41911570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkCompletionTime::gmean 18175.804190 # Table walker service (enqueue to completion) latency 42011570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkCompletionTime::stdev 21042.780895 # Table walker service (enqueue to completion) latency 42111570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkCompletionTime::0-65535 476828 97.64% 97.64% # Table walker service (enqueue to completion) latency 42211570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkCompletionTime::65536-131071 7891 1.62% 99.26% # Table walker service (enqueue to completion) latency 42311570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkCompletionTime::131072-196607 2533 0.52% 99.78% # Table walker service (enqueue to completion) latency 42411570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkCompletionTime::196608-262143 229 0.05% 99.83% # Table walker service (enqueue to completion) latency 42511570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkCompletionTime::262144-327679 568 0.12% 99.94% # Table walker service (enqueue to completion) latency 42611570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkCompletionTime::327680-393215 131 0.03% 99.97% # Table walker service (enqueue to completion) latency 42711570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkCompletionTime::393216-458751 114 0.02% 99.99% # Table walker service (enqueue to completion) latency 42811570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkCompletionTime::458752-524287 26 0.01% 100.00% # Table walker service (enqueue to completion) latency 42911570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkCompletionTime::524288-589823 6 0.00% 100.00% # Table walker service (enqueue to completion) latency 43011570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkCompletionTime::589824-655359 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 43111570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkCompletionTime::655360-720895 2 0.00% 100.00% # Table walker service (enqueue to completion) latency 43211570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkCompletionTime::total 488329 # Table walker service (enqueue to completion) latency 43311570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walksPending::samples 779668986876 # Table walker pending requests distribution 43411570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walksPending::mean 0.725199 # Table walker pending requests distribution 43511570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walksPending::stdev 0.523523 # Table walker pending requests distribution 43611570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walksPending::0-1 777411937376 99.71% 99.71% # Table walker pending requests distribution 43711570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walksPending::2-3 1169683000 0.15% 99.86% # Table walker pending requests distribution 43811570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walksPending::4-5 513347500 0.07% 99.93% # Table walker pending requests distribution 43911570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walksPending::6-7 208116000 0.03% 99.95% # Table walker pending requests distribution 44011570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walksPending::8-9 157188000 0.02% 99.97% # Table walker pending requests distribution 44111570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walksPending::10-11 121226500 0.02% 99.99% # Table walker pending requests distribution 44211570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walksPending::12-13 32342000 0.00% 99.99% # Table walker pending requests distribution 44311570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walksPending::14-15 52541000 0.01% 100.00% # Table walker pending requests distribution 44411570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walksPending::16-17 2605500 0.00% 100.00% # Table walker pending requests distribution 44511570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walksPending::total 779668986876 # Table walker pending requests distribution 44611570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkPageSizes::4K 155469 90.88% 90.88% # Table walker page sizes translated 44711570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkPageSizes::2M 15596 9.12% 100.00% # Table walker page sizes translated 44811570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkPageSizes::total 171065 # Table walker page sizes translated 44911570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::Data 948773 # Table walker requests started/completed, data/inst 45010628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 45111570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::total 948773 # Table walker requests started/completed, data/inst 45211570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::Data 171065 # Table walker requests started/completed, data/inst 45310628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 45411570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::total 171065 # Table walker requests started/completed, data/inst 45511570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin::total 1119838 # Table walker requests started/completed, data/inst 45610585Sandreas.hansson@arm.comsystem.cpu.dtb.inst_hits 0 # ITB inst hits 45710585Sandreas.hansson@arm.comsystem.cpu.dtb.inst_misses 0 # ITB inst misses 45811570SCurtis.Dunham@arm.comsystem.cpu.dtb.read_hits 169411407 # DTB read hits 45911570SCurtis.Dunham@arm.comsystem.cpu.dtb.read_misses 675369 # DTB read misses 46011570SCurtis.Dunham@arm.comsystem.cpu.dtb.write_hits 147344334 # DTB write hits 46111570SCurtis.Dunham@arm.comsystem.cpu.dtb.write_misses 273404 # DTB write misses 46211138Sandreas.hansson@arm.comsystem.cpu.dtb.flush_tlb 10 # Number of times complete TLB was flushed 46310585Sandreas.hansson@arm.comsystem.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 46411353Sandreas.hansson@arm.comsystem.cpu.dtb.flush_tlb_mva_asid 39385 # Number of times TLB was flushed by MVA & ASID 46511353Sandreas.hansson@arm.comsystem.cpu.dtb.flush_tlb_asid 1019 # Number of times TLB was flushed by ASID 46611570SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_entries 71963 # Number of entries that have been flushed from TLB 46711570SCurtis.Dunham@arm.comsystem.cpu.dtb.align_faults 101 # Number of TLB faults due to alignment restrictions 46811570SCurtis.Dunham@arm.comsystem.cpu.dtb.prefetch_faults 10047 # Number of TLB faults due to prefetch 46910585Sandreas.hansson@arm.comsystem.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 47011570SCurtis.Dunham@arm.comsystem.cpu.dtb.perms_faults 69388 # Number of TLB faults due to permissions restrictions 47111570SCurtis.Dunham@arm.comsystem.cpu.dtb.read_accesses 170086776 # DTB read accesses 47211570SCurtis.Dunham@arm.comsystem.cpu.dtb.write_accesses 147617738 # DTB write accesses 47310585Sandreas.hansson@arm.comsystem.cpu.dtb.inst_accesses 0 # ITB inst accesses 47411570SCurtis.Dunham@arm.comsystem.cpu.dtb.hits 316755741 # DTB hits 47511570SCurtis.Dunham@arm.comsystem.cpu.dtb.misses 948773 # DTB misses 47611570SCurtis.Dunham@arm.comsystem.cpu.dtb.accesses 317704514 # DTB accesses 47711570SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 47810628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 47910628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 48010628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 48110628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 48210628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 48310628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 48410628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 48510628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 48610585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 48710585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 48810585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 48910585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 49010585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 49110585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 49210585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 49310585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 49410585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 49510585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 49610585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 49710585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 49810585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 49910585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 50010585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 50110585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 50210585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 50310585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 50410585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits 50510585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses 50610585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 50711570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 50811570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walks 162181 # Table walker walks requested 50911570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walksLong 162181 # Table walker walks initiated with long descriptors 51011570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walksLongTerminationLevel::Level2 1496 # Level at which table walker walks with long descriptors terminate 51111570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walksLongTerminationLevel::Level3 120027 # Level at which table walker walks with long descriptors terminate 51211570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walksSquashedBefore 17971 # Table walks squashed before starting 51311570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkWaitTime::samples 144210 # Table walker wait (enqueue to first request) latency 51411570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkWaitTime::mean 1137.740101 # Table walker wait (enqueue to first request) latency 51511570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkWaitTime::stdev 9342.723838 # Table walker wait (enqueue to first request) latency 51611570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkWaitTime::0-32767 143038 99.19% 99.19% # Table walker wait (enqueue to first request) latency 51711570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkWaitTime::32768-65535 619 0.43% 99.62% # Table walker wait (enqueue to first request) latency 51811570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkWaitTime::65536-98303 86 0.06% 99.68% # Table walker wait (enqueue to first request) latency 51911570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkWaitTime::98304-131071 189 0.13% 99.81% # Table walker wait (enqueue to first request) latency 52011570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkWaitTime::131072-163839 221 0.15% 99.96% # Table walker wait (enqueue to first request) latency 52111570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkWaitTime::163840-196607 35 0.02% 99.98% # Table walker wait (enqueue to first request) latency 52211570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkWaitTime::196608-229375 6 0.00% 99.99% # Table walker wait (enqueue to first request) latency 52311570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkWaitTime::229376-262143 8 0.01% 99.99% # Table walker wait (enqueue to first request) latency 52411570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkWaitTime::262144-294911 2 0.00% 100.00% # Table walker wait (enqueue to first request) latency 52511570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkWaitTime::294912-327679 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency 52611570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkWaitTime::327680-360447 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency 52711570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkWaitTime::360448-393215 2 0.00% 100.00% # Table walker wait (enqueue to first request) latency 52811570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkWaitTime::393216-425983 2 0.00% 100.00% # Table walker wait (enqueue to first request) latency 52911570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkWaitTime::total 144210 # Table walker wait (enqueue to first request) latency 53011570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkCompletionTime::samples 139494 # Table walker service (enqueue to completion) latency 53111570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkCompletionTime::mean 29066.088864 # Table walker service (enqueue to completion) latency 53211570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkCompletionTime::gmean 24052.553358 # Table walker service (enqueue to completion) latency 53311570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkCompletionTime::stdev 24213.231696 # Table walker service (enqueue to completion) latency 53411570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkCompletionTime::0-65535 136396 97.78% 97.78% # Table walker service (enqueue to completion) latency 53511570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkCompletionTime::65536-131071 707 0.51% 98.29% # Table walker service (enqueue to completion) latency 53611570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkCompletionTime::131072-196607 1985 1.42% 99.71% # Table walker service (enqueue to completion) latency 53711570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkCompletionTime::196608-262143 151 0.11% 99.82% # Table walker service (enqueue to completion) latency 53811570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkCompletionTime::262144-327679 171 0.12% 99.94% # Table walker service (enqueue to completion) latency 53911570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkCompletionTime::327680-393215 34 0.02% 99.96% # Table walker service (enqueue to completion) latency 54011570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkCompletionTime::393216-458751 34 0.02% 99.99% # Table walker service (enqueue to completion) latency 54111570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkCompletionTime::458752-524287 9 0.01% 99.99% # Table walker service (enqueue to completion) latency 54211570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkCompletionTime::524288-589823 4 0.00% 100.00% # Table walker service (enqueue to completion) latency 54311570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkCompletionTime::589824-655359 2 0.00% 100.00% # Table walker service (enqueue to completion) latency 54411441Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkCompletionTime::655360-720895 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 54511570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkCompletionTime::total 139494 # Table walker service (enqueue to completion) latency 54611570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walksPending::samples 676589720772 # Table walker pending requests distribution 54711570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walksPending::mean 0.947980 # Table walker pending requests distribution 54811570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walksPending::stdev 0.222341 # Table walker pending requests distribution 54911570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walksPending::0 35236838356 5.21% 5.21% # Table walker pending requests distribution 55011570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walksPending::1 641313182416 94.79% 99.99% # Table walker pending requests distribution 55111570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walksPending::2 39010000 0.01% 100.00% # Table walker pending requests distribution 55211570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walksPending::3 686000 0.00% 100.00% # Table walker pending requests distribution 55311570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walksPending::4 4000 0.00% 100.00% # Table walker pending requests distribution 55411570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walksPending::total 676589720772 # Table walker pending requests distribution 55511570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkPageSizes::4K 120027 98.77% 98.77% # Table walker page sizes translated 55611570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkPageSizes::2M 1496 1.23% 100.00% # Table walker page sizes translated 55711570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkPageSizes::total 121523 # Table walker page sizes translated 55810628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 55911570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::Inst 162181 # Table walker requests started/completed, data/inst 56011570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::total 162181 # Table walker requests started/completed, data/inst 56110628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 56211570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::Inst 121523 # Table walker requests started/completed, data/inst 56311570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::total 121523 # Table walker requests started/completed, data/inst 56411570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin::total 283704 # Table walker requests started/completed, data/inst 56511570SCurtis.Dunham@arm.comsystem.cpu.itb.inst_hits 357038073 # ITB inst hits 56611570SCurtis.Dunham@arm.comsystem.cpu.itb.inst_misses 162181 # ITB inst misses 56710585Sandreas.hansson@arm.comsystem.cpu.itb.read_hits 0 # DTB read hits 56810585Sandreas.hansson@arm.comsystem.cpu.itb.read_misses 0 # DTB read misses 56910585Sandreas.hansson@arm.comsystem.cpu.itb.write_hits 0 # DTB write hits 57010585Sandreas.hansson@arm.comsystem.cpu.itb.write_misses 0 # DTB write misses 57111138Sandreas.hansson@arm.comsystem.cpu.itb.flush_tlb 10 # Number of times complete TLB was flushed 57210585Sandreas.hansson@arm.comsystem.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 57311353Sandreas.hansson@arm.comsystem.cpu.itb.flush_tlb_mva_asid 39385 # Number of times TLB was flushed by MVA & ASID 57411353Sandreas.hansson@arm.comsystem.cpu.itb.flush_tlb_asid 1019 # Number of times TLB was flushed by ASID 57511570SCurtis.Dunham@arm.comsystem.cpu.itb.flush_entries 52848 # Number of entries that have been flushed from TLB 57610585Sandreas.hansson@arm.comsystem.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 57710585Sandreas.hansson@arm.comsystem.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 57810585Sandreas.hansson@arm.comsystem.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 57911570SCurtis.Dunham@arm.comsystem.cpu.itb.perms_faults 357344 # Number of TLB faults due to permissions restrictions 58010585Sandreas.hansson@arm.comsystem.cpu.itb.read_accesses 0 # DTB read accesses 58110585Sandreas.hansson@arm.comsystem.cpu.itb.write_accesses 0 # DTB write accesses 58211570SCurtis.Dunham@arm.comsystem.cpu.itb.inst_accesses 357200254 # ITB inst accesses 58311570SCurtis.Dunham@arm.comsystem.cpu.itb.hits 357038073 # DTB hits 58411570SCurtis.Dunham@arm.comsystem.cpu.itb.misses 162181 # DTB misses 58511570SCurtis.Dunham@arm.comsystem.cpu.itb.accesses 357200254 # DTB accesses 58611530Sandreas.sandberg@arm.comsystem.cpu.numPwrStateTransitions 32228 # Number of power state transitions 58711530Sandreas.sandberg@arm.comsystem.cpu.pwrStateClkGateDist::samples 16114 # Distribution of time spent in the clock gated state 58811570SCurtis.Dunham@arm.comsystem.cpu.pwrStateClkGateDist::mean 3134631677.512784 # Distribution of time spent in the clock gated state 58911570SCurtis.Dunham@arm.comsystem.cpu.pwrStateClkGateDist::stdev 60494120707.852806 # Distribution of time spent in the clock gated state 59011530Sandreas.sandberg@arm.comsystem.cpu.pwrStateClkGateDist::underflows 6793 42.16% 42.16% # Distribution of time spent in the clock gated state 59111530Sandreas.sandberg@arm.comsystem.cpu.pwrStateClkGateDist::1000-5e+10 9285 57.62% 99.78% # Distribution of time spent in the clock gated state 59211530Sandreas.sandberg@arm.comsystem.cpu.pwrStateClkGateDist::5e+10-1e+11 5 0.03% 99.81% # Distribution of time spent in the clock gated state 59311530Sandreas.sandberg@arm.comsystem.cpu.pwrStateClkGateDist::1e+11-1.5e+11 4 0.02% 99.83% # Distribution of time spent in the clock gated state 59411530Sandreas.sandberg@arm.comsystem.cpu.pwrStateClkGateDist::1.5e+11-2e+11 1 0.01% 99.84% # Distribution of time spent in the clock gated state 59511530Sandreas.sandberg@arm.comsystem.cpu.pwrStateClkGateDist::2e+11-2.5e+11 2 0.01% 99.85% # Distribution of time spent in the clock gated state 59611530Sandreas.sandberg@arm.comsystem.cpu.pwrStateClkGateDist::2.5e+11-3e+11 1 0.01% 99.86% # Distribution of time spent in the clock gated state 59711530Sandreas.sandberg@arm.comsystem.cpu.pwrStateClkGateDist::3e+11-3.5e+11 2 0.01% 99.87% # Distribution of time spent in the clock gated state 59811530Sandreas.sandberg@arm.comsystem.cpu.pwrStateClkGateDist::5e+11-5.5e+11 2 0.01% 99.88% # Distribution of time spent in the clock gated state 59911530Sandreas.sandberg@arm.comsystem.cpu.pwrStateClkGateDist::7e+11-7.5e+11 1 0.01% 99.89% # Distribution of time spent in the clock gated state 60011530Sandreas.sandberg@arm.comsystem.cpu.pwrStateClkGateDist::overflows 18 0.11% 100.00% # Distribution of time spent in the clock gated state 60111570SCurtis.Dunham@arm.comsystem.cpu.pwrStateClkGateDist::min_value 501 # Distribution of time spent in the clock gated state 60211530Sandreas.sandberg@arm.comsystem.cpu.pwrStateClkGateDist::max_value 1988780762168 # Distribution of time spent in the clock gated state 60311530Sandreas.sandberg@arm.comsystem.cpu.pwrStateClkGateDist::total 16114 # Distribution of time spent in the clock gated state 60411570SCurtis.Dunham@arm.comsystem.cpu.pwrStateResidencyTicks::ON 815687968559 # Cumulative time (in ticks) in various power states 60511570SCurtis.Dunham@arm.comsystem.cpu.pwrStateResidencyTicks::CLK_GATED 50511454851441 # Cumulative time (in ticks) in various power states 60611570SCurtis.Dunham@arm.comsystem.cpu.numCycles 1631385344 # number of cpu cycles simulated 60710585Sandreas.hansson@arm.comsystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 60810585Sandreas.hansson@arm.comsystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 60911570SCurtis.Dunham@arm.comsystem.cpu.fetch.icacheStallCycles 646877625 # Number of cycles fetch is stalled on an Icache miss 61011570SCurtis.Dunham@arm.comsystem.cpu.fetch.Insts 1002761410 # Number of instructions fetch has processed 61111570SCurtis.Dunham@arm.comsystem.cpu.fetch.Branches 225047911 # Number of branches that fetch encountered 61211570SCurtis.Dunham@arm.comsystem.cpu.fetch.predictedBranches 133773000 # Number of branches that fetch has predicted taken 61311570SCurtis.Dunham@arm.comsystem.cpu.fetch.Cycles 898188451 # Number of cycles fetch has run and was not squashing or blocked 61411570SCurtis.Dunham@arm.comsystem.cpu.fetch.SquashCycles 26266186 # Number of cycles fetch has spent squashing 61511570SCurtis.Dunham@arm.comsystem.cpu.fetch.TlbCycles 3841497 # Number of cycles fetch has spent waiting for tlb 61611570SCurtis.Dunham@arm.comsystem.cpu.fetch.MiscStallCycles 30548 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 61711570SCurtis.Dunham@arm.comsystem.cpu.fetch.PendingTrapStallCycles 8722394 # Number of stall cycles due to pending traps 61811570SCurtis.Dunham@arm.comsystem.cpu.fetch.PendingQuiesceStallCycles 1026877 # Number of stall cycles due to pending quiesce instructions 61911570SCurtis.Dunham@arm.comsystem.cpu.fetch.IcacheWaitRetryStallCycles 1034 # Number of stall cycles due to full MSHR 62011570SCurtis.Dunham@arm.comsystem.cpu.fetch.CacheLines 356664988 # Number of cache lines fetched 62111570SCurtis.Dunham@arm.comsystem.cpu.fetch.IcacheSquashes 6247416 # Number of outstanding Icache misses that were squashed 62211570SCurtis.Dunham@arm.comsystem.cpu.fetch.ItlbSquashes 47904 # Number of outstanding ITLB misses that were squashed 62311570SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::samples 1571821519 # Number of instructions fetched each cycle (Total) 62411570SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::mean 0.747042 # Number of instructions fetched each cycle (Total) 62511570SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::stdev 1.149310 # Number of instructions fetched each cycle (Total) 62610585Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 62711570SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::0 1014113227 64.52% 64.52% # Number of instructions fetched each cycle (Total) 62811570SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::1 214297646 13.63% 78.15% # Number of instructions fetched each cycle (Total) 62911570SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::2 70312417 4.47% 82.63% # Number of instructions fetched each cycle (Total) 63011570SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::3 273098229 17.37% 100.00% # Number of instructions fetched each cycle (Total) 63110585Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 63210585Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 63310585Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total) 63411570SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::total 1571821519 # Number of instructions fetched each cycle (Total) 63511570SCurtis.Dunham@arm.comsystem.cpu.fetch.branchRate 0.137949 # Number of branch fetches per cycle 63611570SCurtis.Dunham@arm.comsystem.cpu.fetch.rate 0.614669 # Number of inst fetches per cycle 63711570SCurtis.Dunham@arm.comsystem.cpu.decode.IdleCycles 526332322 # Number of cycles decode is idle 63811570SCurtis.Dunham@arm.comsystem.cpu.decode.BlockedCycles 552246914 # Number of cycles decode is blocked 63911570SCurtis.Dunham@arm.comsystem.cpu.decode.RunCycles 434136742 # Number of cycles decode is running 64011570SCurtis.Dunham@arm.comsystem.cpu.decode.UnblockCycles 49729183 # Number of cycles decode is unblocking 64111570SCurtis.Dunham@arm.comsystem.cpu.decode.SquashCycles 9376358 # Number of cycles decode is squashing 64211570SCurtis.Dunham@arm.comsystem.cpu.decode.BranchResolved 33563941 # Number of times decode resolved a branch 64311570SCurtis.Dunham@arm.comsystem.cpu.decode.BranchMispred 3814299 # Number of times decode detected a branch misprediction 64411570SCurtis.Dunham@arm.comsystem.cpu.decode.DecodedInsts 1086052117 # Number of instructions handled by decode 64511570SCurtis.Dunham@arm.comsystem.cpu.decode.SquashedInsts 29449193 # Number of squashed instructions handled by decode 64611570SCurtis.Dunham@arm.comsystem.cpu.rename.SquashCycles 9376358 # Number of cycles rename is squashing 64711570SCurtis.Dunham@arm.comsystem.cpu.rename.IdleCycles 571289803 # Number of cycles rename is idle 64811570SCurtis.Dunham@arm.comsystem.cpu.rename.BlockCycles 66024800 # Number of cycles rename is blocking 64911570SCurtis.Dunham@arm.comsystem.cpu.rename.serializeStallCycles 371545208 # count of cycles rename stalled for serializing inst 65011570SCurtis.Dunham@arm.comsystem.cpu.rename.RunCycles 438989582 # Number of cycles rename is running 65111570SCurtis.Dunham@arm.comsystem.cpu.rename.UnblockCycles 114595768 # Number of cycles rename is unblocking 65211570SCurtis.Dunham@arm.comsystem.cpu.rename.RenamedInsts 1065754363 # Number of instructions processed by rename 65311570SCurtis.Dunham@arm.comsystem.cpu.rename.SquashedInsts 6907795 # Number of squashed instructions processed by rename 65411570SCurtis.Dunham@arm.comsystem.cpu.rename.ROBFullEvents 5097238 # Number of times rename has blocked due to ROB full 65511570SCurtis.Dunham@arm.comsystem.cpu.rename.IQFullEvents 334375 # Number of times rename has blocked due to IQ full 65611570SCurtis.Dunham@arm.comsystem.cpu.rename.LQFullEvents 639506 # Number of times rename has blocked due to LQ full 65711570SCurtis.Dunham@arm.comsystem.cpu.rename.SQFullEvents 63573833 # Number of times rename has blocked due to SQ full 65811570SCurtis.Dunham@arm.comsystem.cpu.rename.FullRegisterEvents 20465 # Number of times there has been no free registers 65911570SCurtis.Dunham@arm.comsystem.cpu.rename.RenamedOperands 1013430764 # Number of destination operands rename has renamed 66011570SCurtis.Dunham@arm.comsystem.cpu.rename.RenameLookups 1640279788 # Number of register rename lookups that rename has made 66111570SCurtis.Dunham@arm.comsystem.cpu.rename.int_rename_lookups 1259572075 # Number of integer rename lookups 66211570SCurtis.Dunham@arm.comsystem.cpu.rename.fp_rename_lookups 1474026 # Number of floating rename lookups 66311570SCurtis.Dunham@arm.comsystem.cpu.rename.CommittedMaps 947250209 # Number of HB maps that are committed 66411570SCurtis.Dunham@arm.comsystem.cpu.rename.UndoneMaps 66180552 # Number of HB maps that are undone due to squashing 66511570SCurtis.Dunham@arm.comsystem.cpu.rename.serializingInsts 26901106 # count of serializing insts renamed 66611570SCurtis.Dunham@arm.comsystem.cpu.rename.tempSerializingInsts 23243208 # count of temporary serializing insts renamed 66711570SCurtis.Dunham@arm.comsystem.cpu.rename.skidInsts 101784051 # count of insts added to the skid buffer 66811570SCurtis.Dunham@arm.comsystem.cpu.memDep0.insertedLoads 173837388 # Number of loads inserted to the mem dependence unit. 66911570SCurtis.Dunham@arm.comsystem.cpu.memDep0.insertedStores 150829276 # Number of stores inserted to the mem dependence unit. 67011570SCurtis.Dunham@arm.comsystem.cpu.memDep0.conflictingLoads 9883117 # Number of conflicting loads. 67111570SCurtis.Dunham@arm.comsystem.cpu.memDep0.conflictingStores 9014861 # Number of conflicting stores. 67211570SCurtis.Dunham@arm.comsystem.cpu.iq.iqInstsAdded 1030729252 # Number of instructions added to the IQ (excludes non-spec) 67311570SCurtis.Dunham@arm.comsystem.cpu.iq.iqNonSpecInstsAdded 27201158 # Number of non-speculative instructions added to the IQ 67411570SCurtis.Dunham@arm.comsystem.cpu.iq.iqInstsIssued 1045808358 # Number of instructions issued 67511570SCurtis.Dunham@arm.comsystem.cpu.iq.iqSquashedInstsIssued 3377405 # Number of squashed instructions issued 67611570SCurtis.Dunham@arm.comsystem.cpu.iq.iqSquashedInstsExamined 61244461 # Number of squashed instructions iterated over during squash; mainly for profiling 67711570SCurtis.Dunham@arm.comsystem.cpu.iq.iqSquashedOperandsExamined 34071399 # Number of squashed operands that are examined and possibly removed from graph 67811570SCurtis.Dunham@arm.comsystem.cpu.iq.iqSquashedNonSpecRemoved 308913 # Number of squashed non-spec instructions that were removed 67911570SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::samples 1571821519 # Number of insts issued each cycle 68011570SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::mean 0.665348 # Number of insts issued each cycle 68111570SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::stdev 0.919634 # Number of insts issued each cycle 68210585Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 68311570SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::0 924230442 58.80% 58.80% # Number of insts issued each cycle 68411570SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::1 334342298 21.27% 80.07% # Number of insts issued each cycle 68511570SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::2 234750151 14.93% 95.01% # Number of insts issued each cycle 68611570SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::3 72048277 4.58% 99.59% # Number of insts issued each cycle 68711570SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::4 6430828 0.41% 100.00% # Number of insts issued each cycle 68811570SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::5 19523 0.00% 100.00% # Number of insts issued each cycle 68910585Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle 69010585Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle 69110585Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle 69210585Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 69310585Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 69410585Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle 69511570SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::total 1571821519 # Number of insts issued each cycle 69610585Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 69711570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::IntAlu 57691324 35.03% 35.03% # attempts to use FU when none available 69811570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::IntMult 100152 0.06% 35.09% # attempts to use FU when none available 69911570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::IntDiv 26730 0.02% 35.11% # attempts to use FU when none available 70011570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::FloatAdd 0 0.00% 35.11% # attempts to use FU when none available 70111570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::FloatCmp 0 0.00% 35.11% # attempts to use FU when none available 70211570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::FloatCvt 0 0.00% 35.11% # attempts to use FU when none available 70311570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::FloatMult 0 0.00% 35.11% # attempts to use FU when none available 70411570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::FloatDiv 0 0.00% 35.11% # attempts to use FU when none available 70511570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::FloatSqrt 0 0.00% 35.11% # attempts to use FU when none available 70611570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdAdd 0 0.00% 35.11% # attempts to use FU when none available 70711570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdAddAcc 0 0.00% 35.11% # attempts to use FU when none available 70811570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdAlu 0 0.00% 35.11% # attempts to use FU when none available 70911570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdCmp 0 0.00% 35.11% # attempts to use FU when none available 71011570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdCvt 0 0.00% 35.11% # attempts to use FU when none available 71111570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdMisc 0 0.00% 35.11% # attempts to use FU when none available 71211570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdMult 0 0.00% 35.11% # attempts to use FU when none available 71311570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdMultAcc 0 0.00% 35.11% # attempts to use FU when none available 71411570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdShift 0 0.00% 35.11% # attempts to use FU when none available 71511570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 35.11% # attempts to use FU when none available 71611570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdSqrt 0 0.00% 35.11% # attempts to use FU when none available 71711570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 35.11% # attempts to use FU when none available 71811570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 35.11% # attempts to use FU when none available 71911570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 35.11% # attempts to use FU when none available 72011570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 35.11% # attempts to use FU when none available 72111570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 35.11% # attempts to use FU when none available 72211570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatMisc 622 0.00% 35.11% # attempts to use FU when none available 72311570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatMult 0 0.00% 35.11% # attempts to use FU when none available 72411570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 35.11% # attempts to use FU when none available 72511570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 35.11% # attempts to use FU when none available 72611570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::MemRead 44285841 26.89% 62.00% # attempts to use FU when none available 72711570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::MemWrite 62576075 38.00% 100.00% # attempts to use FU when none available 72810585Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 72910585Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 73011441Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::No_OpClass 11 0.00% 0.00% # Type of FU issued 73111570SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::IntAlu 720343690 68.88% 68.88% # Type of FU issued 73211570SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::IntMult 2530628 0.24% 69.12% # Type of FU issued 73311570SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::IntDiv 122776 0.01% 69.13% # Type of FU issued 73411441Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatAdd 375 0.00% 69.13% # Type of FU issued 73511441Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatCmp 0 0.00% 69.13% # Type of FU issued 73611441Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatCvt 0 0.00% 69.13% # Type of FU issued 73711441Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatMult 0 0.00% 69.13% # Type of FU issued 73811441Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatDiv 0 0.00% 69.13% # Type of FU issued 73911441Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 69.13% # Type of FU issued 74011441Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAdd 0 0.00% 69.13% # Type of FU issued 74111441Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 69.13% # Type of FU issued 74211441Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAlu 0 0.00% 69.13% # Type of FU issued 74311441Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdCmp 0 0.00% 69.13% # Type of FU issued 74411441Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdCvt 0 0.00% 69.13% # Type of FU issued 74511441Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMisc 0 0.00% 69.13% # Type of FU issued 74611441Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMult 0 0.00% 69.13% # Type of FU issued 74711441Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 69.13% # Type of FU issued 74811441Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdShift 0 0.00% 69.13% # Type of FU issued 74911441Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 69.13% # Type of FU issued 75011441Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 69.13% # Type of FU issued 75111441Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAdd 8 0.00% 69.13% # Type of FU issued 75211441Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 69.13% # Type of FU issued 75311441Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCmp 15 0.00% 69.13% # Type of FU issued 75411441Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCvt 23 0.00% 69.13% # Type of FU issued 75511441Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 69.13% # Type of FU issued 75611570SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMisc 119191 0.01% 69.14% # Type of FU issued 75711353Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 69.14% # Type of FU issued 75811353Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 69.14% # Type of FU issued 75911353Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 69.14% # Type of FU issued 76011570SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::MemRead 173490543 16.59% 85.73% # Type of FU issued 76111570SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::MemWrite 149201098 14.27% 100.00% # Type of FU issued 76210585Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 76310585Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 76411570SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::total 1045808358 # Type of FU issued 76511570SCurtis.Dunham@arm.comsystem.cpu.iq.rate 0.641055 # Inst issue rate 76611570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_busy_cnt 164680744 # FU busy when requested 76711570SCurtis.Dunham@arm.comsystem.cpu.iq.fu_busy_rate 0.157467 # FU busy rate (busy events/executed inst) 76811570SCurtis.Dunham@arm.comsystem.cpu.iq.int_inst_queue_reads 3829023509 # Number of integer instruction queue reads 76911570SCurtis.Dunham@arm.comsystem.cpu.iq.int_inst_queue_writes 1118377930 # Number of integer instruction queue writes 77011570SCurtis.Dunham@arm.comsystem.cpu.iq.int_inst_queue_wakeup_accesses 1027460456 # Number of integer instruction queue wakeup accesses 77111570SCurtis.Dunham@arm.comsystem.cpu.iq.fp_inst_queue_reads 2472874 # Number of floating instruction queue reads 77211570SCurtis.Dunham@arm.comsystem.cpu.iq.fp_inst_queue_writes 938610 # Number of floating instruction queue writes 77311570SCurtis.Dunham@arm.comsystem.cpu.iq.fp_inst_queue_wakeup_accesses 909796 # Number of floating instruction queue wakeup accesses 77411570SCurtis.Dunham@arm.comsystem.cpu.iq.int_alu_accesses 1208933693 # Number of integer alu accesses 77511570SCurtis.Dunham@arm.comsystem.cpu.iq.fp_alu_accesses 1555398 # Number of floating point alu accesses 77611570SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.forwLoads 4274316 # Number of loads that had data forwarded from stores 77710585Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 77811570SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.squashedLoads 14173969 # Number of loads squashed 77911570SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.ignoredResponses 14495 # Number of memory responses ignored because the instruction is squashed 78011570SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.memOrderViolation 142953 # Number of memory ordering violations 78111570SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.squashedStores 6059351 # Number of stores squashed 78210585Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 78310585Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 78411570SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.rescheduledLoads 2526453 # Number of loads that were rescheduled 78511570SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.cacheBlocked 1440750 # Number of times an access to memory failed due to the cache being blocked 78610585Sandreas.hansson@arm.comsystem.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 78711570SCurtis.Dunham@arm.comsystem.cpu.iew.iewSquashCycles 9376358 # Number of cycles IEW is squashing 78811570SCurtis.Dunham@arm.comsystem.cpu.iew.iewBlockCycles 7004216 # Number of cycles IEW is blocking 78911570SCurtis.Dunham@arm.comsystem.cpu.iew.iewUnblockCycles 6913167 # Number of cycles IEW is unblocking 79011570SCurtis.Dunham@arm.comsystem.cpu.iew.iewDispatchedInsts 1058165202 # Number of instructions dispatched to IQ 79110585Sandreas.hansson@arm.comsystem.cpu.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch 79211570SCurtis.Dunham@arm.comsystem.cpu.iew.iewDispLoadInsts 173837388 # Number of dispatched load instructions 79311570SCurtis.Dunham@arm.comsystem.cpu.iew.iewDispStoreInsts 150829276 # Number of dispatched store instructions 79411570SCurtis.Dunham@arm.comsystem.cpu.iew.iewDispNonSpecInsts 22819114 # Number of dispatched non-speculative instructions 79511570SCurtis.Dunham@arm.comsystem.cpu.iew.iewIQFullEvents 57849 # Number of times the IQ has become full, causing a stall 79611570SCurtis.Dunham@arm.comsystem.cpu.iew.iewLSQFullEvents 6781828 # Number of times the LSQ has become full, causing a stall 79711570SCurtis.Dunham@arm.comsystem.cpu.iew.memOrderViolationEvents 142953 # Number of memory order violations 79811570SCurtis.Dunham@arm.comsystem.cpu.iew.predictedTakenIncorrect 3462734 # Number of branches that were predicted taken incorrectly 79911570SCurtis.Dunham@arm.comsystem.cpu.iew.predictedNotTakenIncorrect 5495013 # Number of branches that were predicted not taken incorrectly 80011570SCurtis.Dunham@arm.comsystem.cpu.iew.branchMispredicts 8957747 # Number of branch mispredicts detected at execute 80111570SCurtis.Dunham@arm.comsystem.cpu.iew.iewExecutedInsts 1034296660 # Number of executed instructions 80211570SCurtis.Dunham@arm.comsystem.cpu.iew.iewExecLoadInsts 169399584 # Number of load instructions executed 80311570SCurtis.Dunham@arm.comsystem.cpu.iew.iewExecSquashedInsts 10573772 # Number of squashed instructions skipped in execute 80410585Sandreas.hansson@arm.comsystem.cpu.iew.exec_swp 0 # number of swp insts executed 80511570SCurtis.Dunham@arm.comsystem.cpu.iew.exec_nop 234792 # number of nop insts executed 80611570SCurtis.Dunham@arm.comsystem.cpu.iew.exec_refs 316739180 # number of memory reference insts executed 80711570SCurtis.Dunham@arm.comsystem.cpu.iew.exec_branches 196198672 # Number of branches executed 80811570SCurtis.Dunham@arm.comsystem.cpu.iew.exec_stores 147339596 # Number of stores executed 80911570SCurtis.Dunham@arm.comsystem.cpu.iew.exec_rate 0.633999 # Inst execution rate 81011570SCurtis.Dunham@arm.comsystem.cpu.iew.wb_sent 1029187818 # cumulative count of insts sent to commit 81111570SCurtis.Dunham@arm.comsystem.cpu.iew.wb_count 1028370252 # cumulative count of insts written-back 81211570SCurtis.Dunham@arm.comsystem.cpu.iew.wb_producers 437853372 # num instructions producing a value 81311570SCurtis.Dunham@arm.comsystem.cpu.iew.wb_consumers 708400240 # num instructions consuming a value 81411570SCurtis.Dunham@arm.comsystem.cpu.iew.wb_rate 0.630366 # insts written-back per cycle 81511570SCurtis.Dunham@arm.comsystem.cpu.iew.wb_fanout 0.618088 # average fanout of values written-back 81611570SCurtis.Dunham@arm.comsystem.cpu.commit.commitSquashedInsts 51884426 # The number of squashed insts skipped by commit 81711570SCurtis.Dunham@arm.comsystem.cpu.commit.commitNonSpecStalls 26892245 # The number of times commit has been forced to stall to communicate backwards 81811570SCurtis.Dunham@arm.comsystem.cpu.commit.branchMispredicts 8549021 # The number of times a branch was mispredicted 81911570SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::samples 1559762540 # Number of insts commited each cycle 82011570SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::mean 0.638999 # Number of insts commited each cycle 82111570SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::stdev 1.273827 # Number of insts commited each cycle 82210585Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 82311570SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::0 1047991029 67.19% 67.19% # Number of insts commited each cycle 82411570SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::1 288035307 18.47% 85.66% # Number of insts commited each cycle 82511570SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::2 120100080 7.70% 93.36% # Number of insts commited each cycle 82611570SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::3 36659789 2.35% 95.71% # Number of insts commited each cycle 82711570SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::4 28506606 1.83% 97.53% # Number of insts commited each cycle 82811570SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::5 13942789 0.89% 98.43% # Number of insts commited each cycle 82911570SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::6 8651847 0.55% 98.98% # Number of insts commited each cycle 83011570SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::7 4181084 0.27% 99.25% # Number of insts commited each cycle 83111570SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::8 11694009 0.75% 100.00% # Number of insts commited each cycle 83210585Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 83310585Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 83410585Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 83511570SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::total 1559762540 # Number of insts commited each cycle 83611570SCurtis.Dunham@arm.comsystem.cpu.commit.committedInsts 848230502 # Number of instructions committed 83711570SCurtis.Dunham@arm.comsystem.cpu.commit.committedOps 996685945 # Number of ops (including micro ops) committed 83810585Sandreas.hansson@arm.comsystem.cpu.commit.swp_count 0 # Number of s/w prefetches committed 83911570SCurtis.Dunham@arm.comsystem.cpu.commit.refs 304433343 # Number of memory references committed 84011570SCurtis.Dunham@arm.comsystem.cpu.commit.loads 159663418 # Number of loads committed 84111570SCurtis.Dunham@arm.comsystem.cpu.commit.membars 6927415 # Number of memory barriers committed 84211570SCurtis.Dunham@arm.comsystem.cpu.commit.branches 189324067 # Number of branches committed 84311570SCurtis.Dunham@arm.comsystem.cpu.commit.fp_insts 898712 # Number of committed floating point instructions. 84411570SCurtis.Dunham@arm.comsystem.cpu.commit.int_insts 915721971 # Number of committed integer instructions. 84511570SCurtis.Dunham@arm.comsystem.cpu.commit.function_calls 25285288 # Number of function calls committed. 84610585Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction 84711570SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::IntAlu 689893101 69.22% 69.22% # Class of committed instruction 84811570SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::IntMult 2149376 0.22% 69.43% # Class of committed instruction 84911570SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::IntDiv 98151 0.01% 69.44% # Class of committed instruction 85011336Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatAdd 0 0.00% 69.44% # Class of committed instruction 85111336Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatCmp 0 0.00% 69.44% # Class of committed instruction 85211336Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatCvt 0 0.00% 69.44% # Class of committed instruction 85311336Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatMult 0 0.00% 69.44% # Class of committed instruction 85411336Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatDiv 0 0.00% 69.44% # Class of committed instruction 85511336Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatSqrt 0 0.00% 69.44% # Class of committed instruction 85611336Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdAdd 0 0.00% 69.44% # Class of committed instruction 85711336Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 69.44% # Class of committed instruction 85811336Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdAlu 0 0.00% 69.44% # Class of committed instruction 85911336Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdCmp 0 0.00% 69.44% # Class of committed instruction 86011336Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdCvt 0 0.00% 69.44% # Class of committed instruction 86111336Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdMisc 0 0.00% 69.44% # Class of committed instruction 86211336Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdMult 0 0.00% 69.44% # Class of committed instruction 86311336Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 69.44% # Class of committed instruction 86411336Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdShift 0 0.00% 69.44% # Class of committed instruction 86511336Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 69.44% # Class of committed instruction 86611336Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdSqrt 0 0.00% 69.44% # Class of committed instruction 86711336Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatAdd 8 0.00% 69.44% # Class of committed instruction 86811336Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 69.44% # Class of committed instruction 86911336Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatCmp 13 0.00% 69.44% # Class of committed instruction 87011336Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatCvt 21 0.00% 69.44% # Class of committed instruction 87111336Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 69.44% # Class of committed instruction 87211353Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatMisc 111932 0.01% 69.46% # Class of committed instruction 87311353Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 69.46% # Class of committed instruction 87411353Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 69.46% # Class of committed instruction 87511353Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 69.46% # Class of committed instruction 87611570SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::MemRead 159663418 16.02% 85.47% # Class of committed instruction 87711570SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::MemWrite 144769925 14.53% 100.00% # Class of committed instruction 87810585Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 87910585Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 88011570SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::total 996685945 # Class of committed instruction 88111570SCurtis.Dunham@arm.comsystem.cpu.commit.bw_lim_events 11694009 # number cycles where commit BW limit reached 88211570SCurtis.Dunham@arm.comsystem.cpu.rob.rob_reads 2589097882 # The number of ROB reads 88311570SCurtis.Dunham@arm.comsystem.cpu.rob.rob_writes 2109106528 # The number of ROB writes 88411570SCurtis.Dunham@arm.comsystem.cpu.timesIdled 8171713 # Number of times that the entire CPU went into an idle state and unscheduled itself 88511570SCurtis.Dunham@arm.comsystem.cpu.idleCycles 59563825 # Total number of cycles that the CPU has spent unscheduled due to idling 88611570SCurtis.Dunham@arm.comsystem.cpu.quiesceCycles 101022900419 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 88711570SCurtis.Dunham@arm.comsystem.cpu.committedInsts 848230502 # Number of Instructions Simulated 88811570SCurtis.Dunham@arm.comsystem.cpu.committedOps 996685945 # Number of Ops (including micro ops) Simulated 88911570SCurtis.Dunham@arm.comsystem.cpu.cpi 1.923281 # CPI: Cycles Per Instruction 89011570SCurtis.Dunham@arm.comsystem.cpu.cpi_total 1.923281 # CPI: Total CPI of All Threads 89111570SCurtis.Dunham@arm.comsystem.cpu.ipc 0.519945 # IPC: Instructions Per Cycle 89211570SCurtis.Dunham@arm.comsystem.cpu.ipc_total 0.519945 # IPC: Total IPC of All Threads 89311570SCurtis.Dunham@arm.comsystem.cpu.int_regfile_reads 1223820104 # number of integer regfile reads 89411570SCurtis.Dunham@arm.comsystem.cpu.int_regfile_writes 731394790 # number of integer regfile writes 89511570SCurtis.Dunham@arm.comsystem.cpu.fp_regfile_reads 1462803 # number of floating regfile reads 89611570SCurtis.Dunham@arm.comsystem.cpu.fp_regfile_writes 780644 # number of floating regfile writes 89711570SCurtis.Dunham@arm.comsystem.cpu.cc_regfile_reads 225050166 # number of cc regfile reads 89811570SCurtis.Dunham@arm.comsystem.cpu.cc_regfile_writes 225684828 # number of cc regfile writes 89911570SCurtis.Dunham@arm.comsystem.cpu.misc_regfile_reads 2558325337 # number of misc regfile reads 90011570SCurtis.Dunham@arm.comsystem.cpu.misc_regfile_writes 26931155 # number of misc regfile writes 90111570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 90211570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.replacements 9701158 # number of replacements 90311353Sandreas.hansson@arm.comsystem.cpu.dcache.tags.tagsinuse 511.972800 # Cycle average of tags in use 90411570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.total_refs 283187639 # Total number of references to valid blocks. 90511570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.sampled_refs 9701670 # Sample count of references to valid blocks. 90611570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.avg_refs 29.189577 # Average number of references to valid blocks. 90711201Sandreas.hansson@arm.comsystem.cpu.dcache.tags.warmup_cycle 2743199500 # Cycle when the warmup percentage was hit. 90811353Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_blocks::cpu.data 511.972800 # Average occupied blocks per requestor 90911138Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_percent::cpu.data 0.999947 # Average percentage of cache occupancy 91011138Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_percent::total 0.999947 # Average percentage of cache occupancy 91110585Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 91211570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::0 97 # Occupied blocks per task id 91311570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::1 392 # Occupied blocks per task id 91411570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::2 23 # Occupied blocks per task id 91510585Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 91611570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.tag_accesses 1237018765 # Number of tag accesses 91711570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.data_accesses 1237018765 # Number of data accesses 91811570SCurtis.Dunham@arm.comsystem.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 91911570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_hits::cpu.data 147199934 # number of ReadReq hits 92011570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_hits::total 147199934 # number of ReadReq hits 92111570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_hits::cpu.data 128255410 # number of WriteReq hits 92211570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_hits::total 128255410 # number of WriteReq hits 92311570SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_hits::cpu.data 377663 # number of SoftPFReq hits 92411570SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_hits::total 377663 # number of SoftPFReq hits 92511570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteLineReq_hits::cpu.data 323814 # number of WriteLineReq hits 92611570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteLineReq_hits::total 323814 # number of WriteLineReq hits 92711570SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_hits::cpu.data 3295431 # number of LoadLockedReq hits 92811570SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_hits::total 3295431 # number of LoadLockedReq hits 92911570SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_hits::cpu.data 3691256 # number of StoreCondReq hits 93011570SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_hits::total 3691256 # number of StoreCondReq hits 93111570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_hits::cpu.data 275779158 # number of demand (read+write) hits 93211570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_hits::total 275779158 # number of demand (read+write) hits 93311570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_hits::cpu.data 276156821 # number of overall hits 93411570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_hits::total 276156821 # number of overall hits 93511570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_misses::cpu.data 9580915 # number of ReadReq misses 93611570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_misses::total 9580915 # number of ReadReq misses 93711570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_misses::cpu.data 11254027 # number of WriteReq misses 93811570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_misses::total 11254027 # number of WriteReq misses 93911570SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_misses::cpu.data 1170464 # number of SoftPFReq misses 94011570SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_misses::total 1170464 # number of SoftPFReq misses 94111570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteLineReq_misses::cpu.data 1233639 # number of WriteLineReq misses 94211570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteLineReq_misses::total 1233639 # number of WriteLineReq misses 94311570SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_misses::cpu.data 446709 # number of LoadLockedReq misses 94411570SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_misses::total 446709 # number of LoadLockedReq misses 94511570SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_misses::cpu.data 8 # number of StoreCondReq misses 94611570SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_misses::total 8 # number of StoreCondReq misses 94711570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_misses::cpu.data 22068581 # number of demand (read+write) misses 94811570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_misses::total 22068581 # number of demand (read+write) misses 94911570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_misses::cpu.data 23239045 # number of overall misses 95011570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_misses::total 23239045 # number of overall misses 95111570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_latency::cpu.data 168767240000 # number of ReadReq miss cycles 95211570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_latency::total 168767240000 # number of ReadReq miss cycles 95311570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_latency::cpu.data 444298934810 # number of WriteReq miss cycles 95411570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_latency::total 444298934810 # number of WriteReq miss cycles 95511570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteLineReq_miss_latency::cpu.data 52375248289 # number of WriteLineReq miss cycles 95611570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteLineReq_miss_latency::total 52375248289 # number of WriteLineReq miss cycles 95711570SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 6883962000 # number of LoadLockedReq miss cycles 95811570SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_miss_latency::total 6883962000 # number of LoadLockedReq miss cycles 95911570SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_miss_latency::cpu.data 380500 # number of StoreCondReq miss cycles 96011570SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_miss_latency::total 380500 # number of StoreCondReq miss cycles 96111570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_latency::cpu.data 665441423099 # number of demand (read+write) miss cycles 96211570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_latency::total 665441423099 # number of demand (read+write) miss cycles 96311570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_latency::cpu.data 665441423099 # number of overall miss cycles 96411570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_latency::total 665441423099 # number of overall miss cycles 96511570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_accesses::cpu.data 156780849 # number of ReadReq accesses(hits+misses) 96611570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_accesses::total 156780849 # number of ReadReq accesses(hits+misses) 96711570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_accesses::cpu.data 139509437 # number of WriteReq accesses(hits+misses) 96811570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_accesses::total 139509437 # number of WriteReq accesses(hits+misses) 96911570SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_accesses::cpu.data 1548127 # number of SoftPFReq accesses(hits+misses) 97011570SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_accesses::total 1548127 # number of SoftPFReq accesses(hits+misses) 97111570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteLineReq_accesses::cpu.data 1557453 # number of WriteLineReq accesses(hits+misses) 97211570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteLineReq_accesses::total 1557453 # number of WriteLineReq accesses(hits+misses) 97311570SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::cpu.data 3742140 # number of LoadLockedReq accesses(hits+misses) 97411570SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::total 3742140 # number of LoadLockedReq accesses(hits+misses) 97511570SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_accesses::cpu.data 3691264 # number of StoreCondReq accesses(hits+misses) 97611570SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_accesses::total 3691264 # number of StoreCondReq accesses(hits+misses) 97711570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_accesses::cpu.data 297847739 # number of demand (read+write) accesses 97811570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_accesses::total 297847739 # number of demand (read+write) accesses 97911570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_accesses::cpu.data 299395866 # number of overall (read+write) accesses 98011570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_accesses::total 299395866 # number of overall (read+write) accesses 98111570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.061110 # miss rate for ReadReq accesses 98211570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_rate::total 0.061110 # miss rate for ReadReq accesses 98311570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.080669 # miss rate for WriteReq accesses 98411570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_rate::total 0.080669 # miss rate for WriteReq accesses 98511570SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.756052 # miss rate for SoftPFReq accesses 98611570SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_miss_rate::total 0.756052 # miss rate for SoftPFReq accesses 98711570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteLineReq_miss_rate::cpu.data 0.792087 # miss rate for WriteLineReq accesses 98811570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteLineReq_miss_rate::total 0.792087 # miss rate for WriteLineReq accesses 98911570SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.119373 # miss rate for LoadLockedReq accesses 99011570SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_miss_rate::total 0.119373 # miss rate for LoadLockedReq accesses 99111353Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000002 # miss rate for StoreCondReq accesses 99211353Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_miss_rate::total 0.000002 # miss rate for StoreCondReq accesses 99311570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_rate::cpu.data 0.074093 # miss rate for demand accesses 99411570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_rate::total 0.074093 # miss rate for demand accesses 99511570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_rate::cpu.data 0.077620 # miss rate for overall accesses 99611570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_rate::total 0.077620 # miss rate for overall accesses 99711570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 17614.939700 # average ReadReq miss latency 99811570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::total 17614.939700 # average ReadReq miss latency 99911570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 39479.106884 # average WriteReq miss latency 100011570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::total 39479.106884 # average WriteReq miss latency 100111570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteLineReq_avg_miss_latency::cpu.data 42455.895354 # average WriteLineReq miss latency 100211570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteLineReq_avg_miss_latency::total 42455.895354 # average WriteLineReq miss latency 100311570SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 15410.394686 # average LoadLockedReq miss latency 100411570SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_avg_miss_latency::total 15410.394686 # average LoadLockedReq miss latency 100511570SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 47562.500000 # average StoreCondReq miss latency 100611570SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_avg_miss_latency::total 47562.500000 # average StoreCondReq miss latency 100711570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_miss_latency::cpu.data 30153.339859 # average overall miss latency 100811570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_miss_latency::total 30153.339859 # average overall miss latency 100911570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_miss_latency::cpu.data 28634.628622 # average overall miss latency 101011570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_miss_latency::total 28634.628622 # average overall miss latency 101111570SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked_cycles::no_mshrs 32224409 # number of cycles access was blocked 101210585Sandreas.hansson@arm.comsystem.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 101311570SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked::no_mshrs 1601607 # number of cycles access was blocked 101410585Sandreas.hansson@arm.comsystem.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 101511570SCurtis.Dunham@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_mshrs 20.120048 # average number of cycles each access was blocked 101610585Sandreas.hansson@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 101711570SCurtis.Dunham@arm.comsystem.cpu.dcache.writebacks::writebacks 7504086 # number of writebacks 101811570SCurtis.Dunham@arm.comsystem.cpu.dcache.writebacks::total 7504086 # number of writebacks 101911570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::cpu.data 4456599 # number of ReadReq MSHR hits 102011570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::total 4456599 # number of ReadReq MSHR hits 102111570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::cpu.data 9250788 # number of WriteReq MSHR hits 102211570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::total 9250788 # number of WriteReq MSHR hits 102311570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteLineReq_mshr_hits::cpu.data 7056 # number of WriteLineReq MSHR hits 102411570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteLineReq_mshr_hits::total 7056 # number of WriteLineReq MSHR hits 102511570SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 219268 # number of LoadLockedReq MSHR hits 102611570SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_hits::total 219268 # number of LoadLockedReq MSHR hits 102711570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_hits::cpu.data 13714443 # number of demand (read+write) MSHR hits 102811570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_hits::total 13714443 # number of demand (read+write) MSHR hits 102911570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_hits::cpu.data 13714443 # number of overall MSHR hits 103011570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_hits::total 13714443 # number of overall MSHR hits 103111570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 5124316 # number of ReadReq MSHR misses 103211570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::total 5124316 # number of ReadReq MSHR misses 103311570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 2003239 # number of WriteReq MSHR misses 103411570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::total 2003239 # number of WriteReq MSHR misses 103511570SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 1163648 # number of SoftPFReq MSHR misses 103611570SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_misses::total 1163648 # number of SoftPFReq MSHR misses 103711570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteLineReq_mshr_misses::cpu.data 1226583 # number of WriteLineReq MSHR misses 103811570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteLineReq_mshr_misses::total 1226583 # number of WriteLineReq MSHR misses 103911570SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 227441 # number of LoadLockedReq MSHR misses 104011570SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_misses::total 227441 # number of LoadLockedReq MSHR misses 104111570SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 8 # number of StoreCondReq MSHR misses 104211570SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_mshr_misses::total 8 # number of StoreCondReq MSHR misses 104311570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_misses::cpu.data 8354138 # number of demand (read+write) MSHR misses 104411570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_misses::total 8354138 # number of demand (read+write) MSHR misses 104511570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_misses::cpu.data 9517786 # number of overall MSHR misses 104611570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_misses::total 9517786 # number of overall MSHR misses 104711138Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data 33678 # number of ReadReq MSHR uncacheable 104811138Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_uncacheable::total 33678 # number of ReadReq MSHR uncacheable 104911138Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data 33696 # number of WriteReq MSHR uncacheable 105011138Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_uncacheable::total 33696 # number of WriteReq MSHR uncacheable 105111138Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data 67374 # number of overall MSHR uncacheable misses 105211138Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_uncacheable_misses::total 67374 # number of overall MSHR uncacheable misses 105311570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 84959954500 # number of ReadReq MSHR miss cycles 105411570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::total 84959954500 # number of ReadReq MSHR miss cycles 105511570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 77558080846 # number of WriteReq MSHR miss cycles 105611570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::total 77558080846 # number of WriteReq MSHR miss cycles 105711570SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 23723735000 # number of SoftPFReq MSHR miss cycles 105811570SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_latency::total 23723735000 # number of SoftPFReq MSHR miss cycles 105911570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteLineReq_mshr_miss_latency::cpu.data 50708992789 # number of WriteLineReq MSHR miss cycles 106011570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteLineReq_mshr_miss_latency::total 50708992789 # number of WriteLineReq MSHR miss cycles 106111570SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 3202218000 # number of LoadLockedReq MSHR miss cycles 106211570SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 3202218000 # number of LoadLockedReq MSHR miss cycles 106311570SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 372500 # number of StoreCondReq MSHR miss cycles 106411570SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_mshr_miss_latency::total 372500 # number of StoreCondReq MSHR miss cycles 106511570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 213227028135 # number of demand (read+write) MSHR miss cycles 106611570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::total 213227028135 # number of demand (read+write) MSHR miss cycles 106711570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 236950763135 # number of overall MSHR miss cycles 106811570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::total 236950763135 # number of overall MSHR miss cycles 106911570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 6192056000 # number of ReadReq MSHR uncacheable cycles 107011570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 6192056000 # number of ReadReq MSHR uncacheable cycles 107111570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 6192056000 # number of overall MSHR uncacheable cycles 107211570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_uncacheable_latency::total 6192056000 # number of overall MSHR uncacheable cycles 107311570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.032685 # mshr miss rate for ReadReq accesses 107411570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::total 0.032685 # mshr miss rate for ReadReq accesses 107511570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.014359 # mshr miss rate for WriteReq accesses 107611570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::total 0.014359 # mshr miss rate for WriteReq accesses 107711570SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.751649 # mshr miss rate for SoftPFReq accesses 107811570SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.751649 # mshr miss rate for SoftPFReq accesses 107911570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteLineReq_mshr_miss_rate::cpu.data 0.787557 # mshr miss rate for WriteLineReq accesses 108011570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteLineReq_mshr_miss_rate::total 0.787557 # mshr miss rate for WriteLineReq accesses 108111570SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.060778 # mshr miss rate for LoadLockedReq accesses 108211570SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.060778 # mshr miss rate for LoadLockedReq accesses 108311353Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000002 # mshr miss rate for StoreCondReq accesses 108411353Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000002 # mshr miss rate for StoreCondReq accesses 108511570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.028048 # mshr miss rate for demand accesses 108611570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::total 0.028048 # mshr miss rate for demand accesses 108711570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.031790 # mshr miss rate for overall accesses 108811570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::total 0.031790 # mshr miss rate for overall accesses 108911570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 16579.764890 # average ReadReq mshr miss latency 109011570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16579.764890 # average ReadReq mshr miss latency 109111570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 38716.339311 # average WriteReq mshr miss latency 109211570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38716.339311 # average WriteReq mshr miss latency 109311570SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 20387.380892 # average SoftPFReq mshr miss latency 109411570SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 20387.380892 # average SoftPFReq mshr miss latency 109511570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::cpu.data 41341.672589 # average WriteLineReq mshr miss latency 109611570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 41341.672589 # average WriteLineReq mshr miss latency 109711570SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 14079.334860 # average LoadLockedReq mshr miss latency 109811570SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14079.334860 # average LoadLockedReq mshr miss latency 109911570SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 46562.500000 # average StoreCondReq mshr miss latency 110011570SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 46562.500000 # average StoreCondReq mshr miss latency 110111570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 25523.522371 # average overall mshr miss latency 110211570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::total 25523.522371 # average overall mshr miss latency 110311570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 24895.575834 # average overall mshr miss latency 110411570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::total 24895.575834 # average overall mshr miss latency 110511570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 183860.561791 # average ReadReq mshr uncacheable latency 110611570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 183860.561791 # average ReadReq mshr uncacheable latency 110711570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 91905.720308 # average overall mshr uncacheable latency 110811570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 91905.720308 # average overall mshr uncacheable latency 110911570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 111011570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.replacements 15134592 # number of replacements 111111570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.tagsinuse 511.928988 # Cycle average of tags in use 111211570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.total_refs 340756209 # Total number of references to valid blocks. 111311570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.sampled_refs 15135104 # Sample count of references to valid blocks. 111411570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.avg_refs 22.514296 # Average number of references to valid blocks. 111511441Sandreas.hansson@arm.comsystem.cpu.icache.tags.warmup_cycle 20447572500 # Cycle when the warmup percentage was hit. 111611570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_blocks::cpu.inst 511.928988 # Average occupied blocks per requestor 111711353Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_percent::cpu.inst 0.999861 # Average percentage of cache occupancy 111811353Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_percent::total 0.999861 # Average percentage of cache occupancy 111910585Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 112011570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::0 124 # Occupied blocks per task id 112111570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::1 299 # Occupied blocks per task id 112211570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::2 89 # Occupied blocks per task id 112310585Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 112411570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.tag_accesses 371779021 # Number of tag accesses 112511570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.data_accesses 371779021 # Number of data accesses 112611570SCurtis.Dunham@arm.comsystem.cpu.icache.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 112711570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_hits::cpu.inst 340756209 # number of ReadReq hits 112811570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_hits::total 340756209 # number of ReadReq hits 112911570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_hits::cpu.inst 340756209 # number of demand (read+write) hits 113011570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_hits::total 340756209 # number of demand (read+write) hits 113111570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_hits::cpu.inst 340756209 # number of overall hits 113211570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_hits::total 340756209 # number of overall hits 113311570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_misses::cpu.inst 15887482 # number of ReadReq misses 113411570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_misses::total 15887482 # number of ReadReq misses 113511570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_misses::cpu.inst 15887482 # number of demand (read+write) misses 113611570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_misses::total 15887482 # number of demand (read+write) misses 113711570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_misses::cpu.inst 15887482 # number of overall misses 113811570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_misses::total 15887482 # number of overall misses 113911570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_latency::cpu.inst 214918228873 # number of ReadReq miss cycles 114011570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_latency::total 214918228873 # number of ReadReq miss cycles 114111570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_latency::cpu.inst 214918228873 # number of demand (read+write) miss cycles 114211570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_latency::total 214918228873 # number of demand (read+write) miss cycles 114311570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_latency::cpu.inst 214918228873 # number of overall miss cycles 114411570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_latency::total 214918228873 # number of overall miss cycles 114511570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_accesses::cpu.inst 356643691 # number of ReadReq accesses(hits+misses) 114611570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_accesses::total 356643691 # number of ReadReq accesses(hits+misses) 114711570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_accesses::cpu.inst 356643691 # number of demand (read+write) accesses 114811570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_accesses::total 356643691 # number of demand (read+write) accesses 114911570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_accesses::cpu.inst 356643691 # number of overall (read+write) accesses 115011570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_accesses::total 356643691 # number of overall (read+write) accesses 115111570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.044547 # miss rate for ReadReq accesses 115211570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_rate::total 0.044547 # miss rate for ReadReq accesses 115311570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_rate::cpu.inst 0.044547 # miss rate for demand accesses 115411570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_rate::total 0.044547 # miss rate for demand accesses 115511570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_rate::cpu.inst 0.044547 # miss rate for overall accesses 115611570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_rate::total 0.044547 # miss rate for overall accesses 115711570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13527.519897 # average ReadReq miss latency 115811570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::total 13527.519897 # average ReadReq miss latency 115911570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_miss_latency::cpu.inst 13527.519897 # average overall miss latency 116011570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_miss_latency::total 13527.519897 # average overall miss latency 116111570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_miss_latency::cpu.inst 13527.519897 # average overall miss latency 116211570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_miss_latency::total 13527.519897 # average overall miss latency 116311570SCurtis.Dunham@arm.comsystem.cpu.icache.blocked_cycles::no_mshrs 24649 # number of cycles access was blocked 116410585Sandreas.hansson@arm.comsystem.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 116511570SCurtis.Dunham@arm.comsystem.cpu.icache.blocked::no_mshrs 1517 # number of cycles access was blocked 116610585Sandreas.hansson@arm.comsystem.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 116711570SCurtis.Dunham@arm.comsystem.cpu.icache.avg_blocked_cycles::no_mshrs 16.248517 # average number of cycles each access was blocked 116810585Sandreas.hansson@arm.comsystem.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 116911570SCurtis.Dunham@arm.comsystem.cpu.icache.writebacks::writebacks 15134592 # number of writebacks 117011570SCurtis.Dunham@arm.comsystem.cpu.icache.writebacks::total 15134592 # number of writebacks 117111570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_hits::cpu.inst 752151 # number of ReadReq MSHR hits 117211570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_hits::total 752151 # number of ReadReq MSHR hits 117311570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_hits::cpu.inst 752151 # number of demand (read+write) MSHR hits 117411570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_hits::total 752151 # number of demand (read+write) MSHR hits 117511570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_hits::cpu.inst 752151 # number of overall MSHR hits 117611570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_hits::total 752151 # number of overall MSHR hits 117711570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 15135331 # number of ReadReq MSHR misses 117811570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_misses::total 15135331 # number of ReadReq MSHR misses 117911570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_misses::cpu.inst 15135331 # number of demand (read+write) MSHR misses 118011570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_misses::total 15135331 # number of demand (read+write) MSHR misses 118111570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_misses::cpu.inst 15135331 # number of overall MSHR misses 118211570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_misses::total 15135331 # number of overall MSHR misses 118311201Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_uncacheable::cpu.inst 21294 # number of ReadReq MSHR uncacheable 118411201Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_uncacheable::total 21294 # number of ReadReq MSHR uncacheable 118511201Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_uncacheable_misses::cpu.inst 21294 # number of overall MSHR uncacheable misses 118611201Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_uncacheable_misses::total 21294 # number of overall MSHR uncacheable misses 118711570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 192625378387 # number of ReadReq MSHR miss cycles 118811570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::total 192625378387 # number of ReadReq MSHR miss cycles 118911570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 192625378387 # number of demand (read+write) MSHR miss cycles 119011570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_latency::total 192625378387 # number of demand (read+write) MSHR miss cycles 119111570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 192625378387 # number of overall MSHR miss cycles 119211570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_latency::total 192625378387 # number of overall MSHR miss cycles 119311441Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 2684938500 # number of ReadReq MSHR uncacheable cycles 119411441Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_uncacheable_latency::total 2684938500 # number of ReadReq MSHR uncacheable cycles 119511441Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 2684938500 # number of overall MSHR uncacheable cycles 119611441Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_uncacheable_latency::total 2684938500 # number of overall MSHR uncacheable cycles 119711570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.042438 # mshr miss rate for ReadReq accesses 119811570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::total 0.042438 # mshr miss rate for ReadReq accesses 119911570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.042438 # mshr miss rate for demand accesses 120011570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_rate::total 0.042438 # mshr miss rate for demand accesses 120111570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.042438 # mshr miss rate for overall accesses 120211570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_rate::total 0.042438 # mshr miss rate for overall accesses 120311570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12726.869230 # average ReadReq mshr miss latency 120411570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12726.869230 # average ReadReq mshr miss latency 120511570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12726.869230 # average overall mshr miss latency 120611570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::total 12726.869230 # average overall mshr miss latency 120711570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12726.869230 # average overall mshr miss latency 120811570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::total 12726.869230 # average overall mshr miss latency 120911441Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst 126088.968724 # average ReadReq mshr uncacheable latency 121011441Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 126088.968724 # average ReadReq mshr uncacheable latency 121111441Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst 126088.968724 # average overall mshr uncacheable latency 121211441Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_uncacheable_latency::total 126088.968724 # average overall mshr uncacheable latency 121311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 121411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.replacements 1148622 # number of replacements 121511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.tagsinuse 65301.900403 # Cycle average of tags in use 121611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.total_refs 46289210 # Total number of references to valid blocks. 121711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.sampled_refs 1211379 # Sample count of references to valid blocks. 121811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.avg_refs 38.211996 # Average number of references to valid blocks. 121911441Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.warmup_cycle 4512200500 # Cycle when the warmup percentage was hit. 122011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_blocks::writebacks 37189.560843 # Average occupied blocks per requestor 122111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 293.778433 # Average occupied blocks per requestor 122211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 476.562000 # Average occupied blocks per requestor 122311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.inst 7800.369043 # Average occupied blocks per requestor 122411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.data 19541.630085 # Average occupied blocks per requestor 122511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::writebacks 0.567468 # Average percentage of cache occupancy 122611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.004483 # Average percentage of cache occupancy 122711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.007272 # Average percentage of cache occupancy 122811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.inst 0.119024 # Average percentage of cache occupancy 122911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.data 0.298182 # Average percentage of cache occupancy 123011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::total 0.996428 # Average percentage of cache occupancy 123111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_task_id_blocks::1023 234 # Occupied blocks per task id 123211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_task_id_blocks::1024 62523 # Occupied blocks per task id 123311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1023::4 234 # Occupied blocks per task id 123411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::0 67 # Occupied blocks per task id 123511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::1 564 # Occupied blocks per task id 123611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::2 2712 # Occupied blocks per task id 123711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::3 5162 # Occupied blocks per task id 123811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::4 54018 # Occupied blocks per task id 123911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_task_id_percent::1023 0.003571 # Percentage of cache occupancy per task id 124011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_task_id_percent::1024 0.954025 # Percentage of cache occupancy per task id 124111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.tag_accesses 410396361 # Number of tag accesses 124211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.data_accesses 410396361 # Number of data accesses 124311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 124411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 787478 # number of ReadReq hits 124511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_hits::cpu.itb.walker 297374 # number of ReadReq hits 124611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_hits::total 1084852 # number of ReadReq hits 124711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackDirty_hits::writebacks 7504086 # number of WritebackDirty hits 124811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackDirty_hits::total 7504086 # number of WritebackDirty hits 124911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_hits::writebacks 15131991 # number of WritebackClean hits 125011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_hits::total 15131991 # number of WritebackClean hits 125111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_hits::cpu.data 9360 # number of UpgradeReq hits 125211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_hits::total 9360 # number of UpgradeReq hits 125311441Sandreas.hansson@arm.comsystem.cpu.l2cache.SCUpgradeReq_hits::cpu.data 4 # number of SCUpgradeReq hits 125411441Sandreas.hansson@arm.comsystem.cpu.l2cache.SCUpgradeReq_hits::total 4 # number of SCUpgradeReq hits 125511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_hits::cpu.data 1568311 # number of ReadExReq hits 125611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_hits::total 1568311 # number of ReadExReq hits 125711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_hits::cpu.inst 15051780 # number of ReadCleanReq hits 125811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_hits::total 15051780 # number of ReadCleanReq hits 125911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_hits::cpu.data 6254855 # number of ReadSharedReq hits 126011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_hits::total 6254855 # number of ReadSharedReq hits 126111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.InvalidateReq_hits::cpu.data 727039 # number of InvalidateReq hits 126211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.InvalidateReq_hits::total 727039 # number of InvalidateReq hits 126311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_hits::cpu.dtb.walker 787478 # number of demand (read+write) hits 126411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_hits::cpu.itb.walker 297374 # number of demand (read+write) hits 126511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_hits::cpu.inst 15051780 # number of demand (read+write) hits 126611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_hits::cpu.data 7823166 # number of demand (read+write) hits 126711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_hits::total 23959798 # number of demand (read+write) hits 126811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_hits::cpu.dtb.walker 787478 # number of overall hits 126911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_hits::cpu.itb.walker 297374 # number of overall hits 127011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_hits::cpu.inst 15051780 # number of overall hits 127111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_hits::cpu.data 7823166 # number of overall hits 127211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_hits::total 23959798 # number of overall hits 127311441Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 3559 # number of ReadReq misses 127411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_misses::cpu.itb.walker 3326 # number of ReadReq misses 127511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_misses::total 6885 # number of ReadReq misses 127611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_misses::cpu.data 34185 # number of UpgradeReq misses 127711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_misses::total 34185 # number of UpgradeReq misses 127811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.SCUpgradeReq_misses::cpu.data 4 # number of SCUpgradeReq misses 127911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.SCUpgradeReq_misses::total 4 # number of SCUpgradeReq misses 128011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_misses::cpu.data 394921 # number of ReadExReq misses 128111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_misses::total 394921 # number of ReadExReq misses 128211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_misses::cpu.inst 83338 # number of ReadCleanReq misses 128311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_misses::total 83338 # number of ReadCleanReq misses 128411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_misses::cpu.data 257015 # number of ReadSharedReq misses 128511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_misses::total 257015 # number of ReadSharedReq misses 128611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.InvalidateReq_misses::cpu.data 499544 # number of InvalidateReq misses 128711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.InvalidateReq_misses::total 499544 # number of InvalidateReq misses 128811441Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::cpu.dtb.walker 3559 # number of demand (read+write) misses 128911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_misses::cpu.itb.walker 3326 # number of demand (read+write) misses 129011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_misses::cpu.inst 83338 # number of demand (read+write) misses 129111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_misses::cpu.data 651936 # number of demand (read+write) misses 129211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_misses::total 742159 # number of demand (read+write) misses 129311441Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::cpu.dtb.walker 3559 # number of overall misses 129411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_misses::cpu.itb.walker 3326 # number of overall misses 129511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_misses::cpu.inst 83338 # number of overall misses 129611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_misses::cpu.data 651936 # number of overall misses 129711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_misses::total 742159 # number of overall misses 129811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 491952000 # number of ReadReq miss cycles 129911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 462404000 # number of ReadReq miss cycles 130011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::total 954356000 # number of ReadReq miss cycles 130111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 1389212000 # number of UpgradeReq miss cycles 130211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_miss_latency::total 1389212000 # number of UpgradeReq miss cycles 130311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.SCUpgradeReq_miss_latency::cpu.data 239000 # number of SCUpgradeReq miss cycles 130411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.SCUpgradeReq_miss_latency::total 239000 # number of SCUpgradeReq miss cycles 130511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 55032106500 # number of ReadExReq miss cycles 130611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::total 55032106500 # number of ReadExReq miss cycles 130711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 11239521500 # number of ReadCleanReq miss cycles 130811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_latency::total 11239521500 # number of ReadCleanReq miss cycles 130911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 35839167500 # number of ReadSharedReq miss cycles 131011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_latency::total 35839167500 # number of ReadSharedReq miss cycles 131111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.InvalidateReq_miss_latency::cpu.data 7495000 # number of InvalidateReq miss cycles 131211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.InvalidateReq_miss_latency::total 7495000 # number of InvalidateReq miss cycles 131311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 491952000 # number of demand (read+write) miss cycles 131411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.itb.walker 462404000 # number of demand (read+write) miss cycles 131511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.inst 11239521500 # number of demand (read+write) miss cycles 131611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.data 90871274000 # number of demand (read+write) miss cycles 131711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_latency::total 103065151500 # number of demand (read+write) miss cycles 131811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 491952000 # number of overall miss cycles 131911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.itb.walker 462404000 # number of overall miss cycles 132011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.inst 11239521500 # number of overall miss cycles 132111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.data 90871274000 # number of overall miss cycles 132211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_latency::total 103065151500 # number of overall miss cycles 132311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 791037 # number of ReadReq accesses(hits+misses) 132411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 300700 # number of ReadReq accesses(hits+misses) 132511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_accesses::total 1091737 # number of ReadReq accesses(hits+misses) 132611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackDirty_accesses::writebacks 7504086 # number of WritebackDirty accesses(hits+misses) 132711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackDirty_accesses::total 7504086 # number of WritebackDirty accesses(hits+misses) 132811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_accesses::writebacks 15131991 # number of WritebackClean accesses(hits+misses) 132911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_accesses::total 15131991 # number of WritebackClean accesses(hits+misses) 133011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_accesses::cpu.data 43545 # number of UpgradeReq accesses(hits+misses) 133111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_accesses::total 43545 # number of UpgradeReq accesses(hits+misses) 133211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 8 # number of SCUpgradeReq accesses(hits+misses) 133311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.SCUpgradeReq_accesses::total 8 # number of SCUpgradeReq accesses(hits+misses) 133411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_accesses::cpu.data 1963232 # number of ReadExReq accesses(hits+misses) 133511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_accesses::total 1963232 # number of ReadExReq accesses(hits+misses) 133611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 15135118 # number of ReadCleanReq accesses(hits+misses) 133711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_accesses::total 15135118 # number of ReadCleanReq accesses(hits+misses) 133811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_accesses::cpu.data 6511870 # number of ReadSharedReq accesses(hits+misses) 133911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_accesses::total 6511870 # number of ReadSharedReq accesses(hits+misses) 134011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.InvalidateReq_accesses::cpu.data 1226583 # number of InvalidateReq accesses(hits+misses) 134111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.InvalidateReq_accesses::total 1226583 # number of InvalidateReq accesses(hits+misses) 134211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_accesses::cpu.dtb.walker 791037 # number of demand (read+write) accesses 134311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_accesses::cpu.itb.walker 300700 # number of demand (read+write) accesses 134411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_accesses::cpu.inst 15135118 # number of demand (read+write) accesses 134511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_accesses::cpu.data 8475102 # number of demand (read+write) accesses 134611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_accesses::total 24701957 # number of demand (read+write) accesses 134711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_accesses::cpu.dtb.walker 791037 # number of overall (read+write) accesses 134811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_accesses::cpu.itb.walker 300700 # number of overall (read+write) accesses 134911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_accesses::cpu.inst 15135118 # number of overall (read+write) accesses 135011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_accesses::cpu.data 8475102 # number of overall (read+write) accesses 135111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_accesses::total 24701957 # number of overall (read+write) accesses 135211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.004499 # miss rate for ReadReq accesses 135311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.011061 # miss rate for ReadReq accesses 135411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::total 0.006306 # miss rate for ReadReq accesses 135511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.785050 # miss rate for UpgradeReq accesses 135611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_miss_rate::total 0.785050 # miss rate for UpgradeReq accesses 135711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 0.500000 # miss rate for SCUpgradeReq accesses 135811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.SCUpgradeReq_miss_rate::total 0.500000 # miss rate for SCUpgradeReq accesses 135911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.201159 # miss rate for ReadExReq accesses 136011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::total 0.201159 # miss rate for ReadExReq accesses 136111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.005506 # miss rate for ReadCleanReq accesses 136211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_rate::total 0.005506 # miss rate for ReadCleanReq accesses 136311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.039469 # miss rate for ReadSharedReq accesses 136411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_rate::total 0.039469 # miss rate for ReadSharedReq accesses 136511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.InvalidateReq_miss_rate::cpu.data 0.407265 # miss rate for InvalidateReq accesses 136611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.InvalidateReq_miss_rate::total 0.407265 # miss rate for InvalidateReq accesses 136711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.004499 # miss rate for demand accesses 136811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.011061 # miss rate for demand accesses 136911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.005506 # miss rate for demand accesses 137011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.data 0.076924 # miss rate for demand accesses 137111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_rate::total 0.030045 # miss rate for demand accesses 137211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.004499 # miss rate for overall accesses 137311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.011061 # miss rate for overall accesses 137411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.005506 # miss rate for overall accesses 137511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.data 0.076924 # miss rate for overall accesses 137611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_rate::total 0.030045 # miss rate for overall accesses 137711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 138227.592020 # average ReadReq miss latency 137811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 139027.059531 # average ReadReq miss latency 137911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::total 138613.798112 # average ReadReq miss latency 138011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 40638.057628 # average UpgradeReq miss latency 138111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_avg_miss_latency::total 40638.057628 # average UpgradeReq miss latency 138211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.SCUpgradeReq_avg_miss_latency::cpu.data 59750 # average SCUpgradeReq miss latency 138311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.SCUpgradeReq_avg_miss_latency::total 59750 # average SCUpgradeReq miss latency 138411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 139349.658539 # average ReadExReq miss latency 138511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::total 139349.658539 # average ReadExReq miss latency 138611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 134866.705464 # average ReadCleanReq miss latency 138711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 134866.705464 # average ReadCleanReq miss latency 138811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 139443.874871 # average ReadSharedReq miss latency 138911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 139443.874871 # average ReadSharedReq miss latency 139011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.InvalidateReq_avg_miss_latency::cpu.data 15.003683 # average InvalidateReq miss latency 139111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.InvalidateReq_avg_miss_latency::total 15.003683 # average InvalidateReq miss latency 139211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 138227.592020 # average overall miss latency 139311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 139027.059531 # average overall miss latency 139411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 134866.705464 # average overall miss latency 139511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 139386.801772 # average overall miss latency 139611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::total 138872.063129 # average overall miss latency 139711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 138227.592020 # average overall miss latency 139811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 139027.059531 # average overall miss latency 139911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 134866.705464 # average overall miss latency 140011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 139386.801772 # average overall miss latency 140111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::total 138872.063129 # average overall miss latency 140210585Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 140310585Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 140410585Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 140510585Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 140610585Sandreas.hansson@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 140710585Sandreas.hansson@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 140811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.writebacks::writebacks 962824 # number of writebacks 140911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.writebacks::total 962824 # number of writebacks 141011353Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_hits::cpu.dtb.walker 1 # number of ReadReq MSHR hits 141111353Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_hits::total 1 # number of ReadReq MSHR hits 141211353Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 21 # number of ReadSharedReq MSHR hits 141311353Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_hits::total 21 # number of ReadSharedReq MSHR hits 141411353Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_hits::cpu.dtb.walker 1 # number of demand (read+write) MSHR hits 141511353Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_hits::cpu.data 21 # number of demand (read+write) MSHR hits 141611353Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_hits::total 22 # number of demand (read+write) MSHR hits 141711353Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_hits::cpu.dtb.walker 1 # number of overall MSHR hits 141811353Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_hits::cpu.data 21 # number of overall MSHR hits 141911353Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_hits::total 22 # number of overall MSHR hits 142011441Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 3558 # number of ReadReq MSHR misses 142111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 3326 # number of ReadReq MSHR misses 142211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::total 6884 # number of ReadReq MSHR misses 142311201Sandreas.hansson@arm.comsystem.cpu.l2cache.CleanEvict_mshr_misses::writebacks 1 # number of CleanEvict MSHR misses 142411201Sandreas.hansson@arm.comsystem.cpu.l2cache.CleanEvict_mshr_misses::total 1 # number of CleanEvict MSHR misses 142511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 34185 # number of UpgradeReq MSHR misses 142611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_misses::total 34185 # number of UpgradeReq MSHR misses 142711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.data 4 # number of SCUpgradeReq MSHR misses 142811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.SCUpgradeReq_mshr_misses::total 4 # number of SCUpgradeReq MSHR misses 142911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 394921 # number of ReadExReq MSHR misses 143011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::total 394921 # number of ReadExReq MSHR misses 143111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 83338 # number of ReadCleanReq MSHR misses 143211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_misses::total 83338 # number of ReadCleanReq MSHR misses 143311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 256994 # number of ReadSharedReq MSHR misses 143411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_misses::total 256994 # number of ReadSharedReq MSHR misses 143511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.InvalidateReq_mshr_misses::cpu.data 499544 # number of InvalidateReq MSHR misses 143611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.InvalidateReq_mshr_misses::total 499544 # number of InvalidateReq MSHR misses 143711441Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 3558 # number of demand (read+write) MSHR misses 143811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 3326 # number of demand (read+write) MSHR misses 143911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.inst 83338 # number of demand (read+write) MSHR misses 144011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.data 651915 # number of demand (read+write) MSHR misses 144111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_misses::total 742137 # number of demand (read+write) MSHR misses 144211441Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 3558 # number of overall MSHR misses 144311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 3326 # number of overall MSHR misses 144411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.inst 83338 # number of overall MSHR misses 144511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.data 651915 # number of overall MSHR misses 144611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_misses::total 742137 # number of overall MSHR misses 144711201Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_uncacheable::cpu.inst 21294 # number of ReadReq MSHR uncacheable 144811138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_uncacheable::cpu.data 33678 # number of ReadReq MSHR uncacheable 144911201Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_uncacheable::total 54972 # number of ReadReq MSHR uncacheable 145011138Sandreas.hansson@arm.comsystem.cpu.l2cache.WriteReq_mshr_uncacheable::cpu.data 33696 # number of WriteReq MSHR uncacheable 145111138Sandreas.hansson@arm.comsystem.cpu.l2cache.WriteReq_mshr_uncacheable::total 33696 # number of WriteReq MSHR uncacheable 145211201Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.inst 21294 # number of overall MSHR uncacheable misses 145311138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.data 67374 # number of overall MSHR uncacheable misses 145411201Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_uncacheable_misses::total 88668 # number of overall MSHR uncacheable misses 145511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 456305510 # number of ReadReq MSHR miss cycles 145611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 429144000 # number of ReadReq MSHR miss cycles 145711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::total 885449510 # number of ReadReq MSHR miss cycles 145811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 2325232000 # number of UpgradeReq MSHR miss cycles 145911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 2325232000 # number of UpgradeReq MSHR miss cycles 146011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.data 277500 # number of SCUpgradeReq MSHR miss cycles 146111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total 277500 # number of SCUpgradeReq MSHR miss cycles 146211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 51081891916 # number of ReadExReq MSHR miss cycles 146311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 51081891916 # number of ReadExReq MSHR miss cycles 146411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 10406063168 # number of ReadCleanReq MSHR miss cycles 146511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 10406063168 # number of ReadCleanReq MSHR miss cycles 146611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 33266030305 # number of ReadSharedReq MSHR miss cycles 146711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 33266030305 # number of ReadSharedReq MSHR miss cycles 146811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.InvalidateReq_mshr_miss_latency::cpu.data 34915200500 # number of InvalidateReq MSHR miss cycles 146911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.InvalidateReq_mshr_miss_latency::total 34915200500 # number of InvalidateReq MSHR miss cycles 147011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 456305510 # number of demand (read+write) MSHR miss cycles 147111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 429144000 # number of demand (read+write) MSHR miss cycles 147211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 10406063168 # number of demand (read+write) MSHR miss cycles 147311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 84347922221 # number of demand (read+write) MSHR miss cycles 147411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::total 95639434899 # number of demand (read+write) MSHR miss cycles 147511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 456305510 # number of overall MSHR miss cycles 147611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 429144000 # number of overall MSHR miss cycles 147711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 10406063168 # number of overall MSHR miss cycles 147811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 84347922221 # number of overall MSHR miss cycles 147911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::total 95639434899 # number of overall MSHR miss cycles 148011441Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 2418763500 # number of ReadReq MSHR uncacheable cycles 148111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 5770936000 # number of ReadReq MSHR uncacheable cycles 148211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 8189699500 # number of ReadReq MSHR uncacheable cycles 148311441Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 2418763500 # number of overall MSHR uncacheable cycles 148411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 5770936000 # number of overall MSHR uncacheable cycles 148511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_uncacheable_latency::total 8189699500 # number of overall MSHR uncacheable cycles 148611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.004498 # mshr miss rate for ReadReq accesses 148711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.011061 # mshr miss rate for ReadReq accesses 148811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.006306 # mshr miss rate for ReadReq accesses 148910892Sandreas.hansson@arm.comsystem.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses 149010892Sandreas.hansson@arm.comsystem.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses 149111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.785050 # mshr miss rate for UpgradeReq accesses 149211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.785050 # mshr miss rate for UpgradeReq accesses 149311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data 0.500000 # mshr miss rate for SCUpgradeReq accesses 149411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.500000 # mshr miss rate for SCUpgradeReq accesses 149511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.201159 # mshr miss rate for ReadExReq accesses 149611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.201159 # mshr miss rate for ReadExReq accesses 149711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.005506 # mshr miss rate for ReadCleanReq accesses 149811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.005506 # mshr miss rate for ReadCleanReq accesses 149911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.039465 # mshr miss rate for ReadSharedReq accesses 150011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.039465 # mshr miss rate for ReadSharedReq accesses 150111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.InvalidateReq_mshr_miss_rate::cpu.data 0.407265 # mshr miss rate for InvalidateReq accesses 150211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.InvalidateReq_mshr_miss_rate::total 0.407265 # mshr miss rate for InvalidateReq accesses 150311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.004498 # mshr miss rate for demand accesses 150411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.011061 # mshr miss rate for demand accesses 150511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.005506 # mshr miss rate for demand accesses 150611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.076921 # mshr miss rate for demand accesses 150711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::total 0.030044 # mshr miss rate for demand accesses 150811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.004498 # mshr miss rate for overall accesses 150911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.011061 # mshr miss rate for overall accesses 151011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.005506 # mshr miss rate for overall accesses 151111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.076921 # mshr miss rate for overall accesses 151211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::total 0.030044 # mshr miss rate for overall accesses 151311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 128247.754356 # average ReadReq mshr miss latency 151411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 129027.059531 # average ReadReq mshr miss latency 151511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 128624.275131 # average ReadReq mshr miss latency 151611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 68019.072693 # average UpgradeReq mshr miss latency 151711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 68019.072693 # average UpgradeReq mshr miss latency 151811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 69375 # average SCUpgradeReq mshr miss latency 151911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 69375 # average SCUpgradeReq mshr miss latency 152011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 129347.114780 # average ReadExReq mshr miss latency 152111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 129347.114780 # average ReadExReq mshr miss latency 152211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 124865.765533 # average ReadCleanReq mshr miss latency 152311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 124865.765533 # average ReadCleanReq mshr miss latency 152411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 129442.828646 # average ReadSharedReq mshr miss latency 152511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 129442.828646 # average ReadSharedReq mshr miss latency 152611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu.data 69894.144460 # average InvalidateReq mshr miss latency 152711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.InvalidateReq_avg_mshr_miss_latency::total 69894.144460 # average InvalidateReq mshr miss latency 152811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 128247.754356 # average overall mshr miss latency 152911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 129027.059531 # average overall mshr miss latency 153011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 124865.765533 # average overall mshr miss latency 153111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 129384.846523 # average overall mshr miss latency 153211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::total 128870.322998 # average overall mshr miss latency 153311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 128247.754356 # average overall mshr miss latency 153411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 129027.059531 # average overall mshr miss latency 153511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 124865.765533 # average overall mshr miss latency 153611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 129384.846523 # average overall mshr miss latency 153711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::total 128870.322998 # average overall mshr miss latency 153811441Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst 113588.968724 # average ReadReq mshr uncacheable latency 153911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 171356.256310 # average ReadReq mshr uncacheable latency 154011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 148979.471367 # average ReadReq mshr uncacheable latency 154111441Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst 113588.968724 # average overall mshr uncacheable latency 154211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 85655.237926 # average overall mshr uncacheable latency 154311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total 92363.643028 # average overall mshr uncacheable latency 154411570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.tot_requests 50407203 # Total number of requests made to the snoop filter. 154511570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_single_requests 25570213 # Number of requests hitting in the snoop filter with a single holder of the requested data. 154611570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_multi_requests 3413 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 154711570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.tot_snoops 2115 # Total number of snoops made to the snoop filter. 154811570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_single_snoops 2115 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 154911138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 155011570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 155111570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadReq 1618708 # Transaction distribution 155211570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadResp 23266675 # Transaction distribution 155311138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::WriteReq 33696 # Transaction distribution 155411138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::WriteResp 33696 # Transaction distribution 155511570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::WritebackDirty 8573574 # Transaction distribution 155611570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::WritebackClean 15134592 # Transaction distribution 155711570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::CleanEvict 2391693 # Transaction distribution 155811570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::UpgradeReq 43548 # Transaction distribution 155911570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::SCUpgradeReq 8 # Transaction distribution 156011570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::UpgradeResp 43556 # Transaction distribution 156111570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExReq 1963232 # Transaction distribution 156211570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExResp 1963232 # Transaction distribution 156311570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadCleanReq 15135331 # Transaction distribution 156411570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadSharedReq 6520715 # Transaction distribution 156511570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::InvalidateReq 1333247 # Transaction distribution 156611570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::InvalidateResp 1226583 # Transaction distribution 156711570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 45447628 # Packet count per connected master and slave (bytes) 156811570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 29327152 # Packet count per connected master and slave (bytes) 156911570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 726647 # Packet count per connected master and slave (bytes) 157011570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 1928826 # Packet count per connected master and slave (bytes) 157111570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_count::total 77430253 # Packet count per connected master and slave (bytes) 157211570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1937602080 # Cumulative packet size per connected master and slave (bytes) 157311570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1022907422 # Cumulative packet size per connected master and slave (bytes) 157411570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 2405600 # Cumulative packet size per connected master and slave (bytes) 157511570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 6328296 # Cumulative packet size per connected master and slave (bytes) 157611570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_size::total 2969243398 # Cumulative packet size per connected master and slave (bytes) 157711570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoops 1852603 # Total snoops (count) 157811570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoopTraffic 72285944 # Total snoop traffic (bytes) 157911570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::samples 27912596 # Request fanout histogram 158011570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::mean 0.024958 # Request fanout histogram 158111570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::stdev 0.155996 # Request fanout histogram 158210585Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 158311570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::0 27215961 97.50% 97.50% # Request fanout histogram 158411570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::1 696635 2.50% 100.00% # Request fanout histogram 158511138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 158610585Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 158711138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 158811138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram 158911570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::total 27912596 # Request fanout histogram 159011570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.reqLayer0.occupancy 48339894491 # Layer occupancy (ticks) 159110585Sandreas.hansson@arm.comsystem.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) 159211570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoopLayer0.occupancy 1459384 # Layer occupancy (ticks) 159310585Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 159411570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer0.occupancy 22733591738 # Layer occupancy (ticks) 159510585Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 159611570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer1.occupancy 13401353655 # Layer occupancy (ticks) 159710585Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 159811570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer2.occupancy 426266814 # Layer occupancy (ticks) 159910585Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) 160011570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer3.occupancy 1138134788 # Layer occupancy (ticks) 160110585Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) 160211570SCurtis.Dunham@arm.comsystem.iobus.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 160311570SCurtis.Dunham@arm.comsystem.iobus.trans_dist::ReadReq 40293 # Transaction distribution 160411570SCurtis.Dunham@arm.comsystem.iobus.trans_dist::ReadResp 40293 # Transaction distribution 160510892Sandreas.hansson@arm.comsystem.iobus.trans_dist::WriteReq 136571 # Transaction distribution 160610892Sandreas.hansson@arm.comsystem.iobus.trans_dist::WriteResp 136571 # Transaction distribution 160710726Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 47822 # Packet count per connected master and slave (bytes) 160810585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 14 # Packet count per connected master and slave (bytes) 160911245Sandreas.sandberg@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio 434 # Packet count per connected master and slave (bytes) 161010585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 16 # Packet count per connected master and slave (bytes) 161110585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 16 # Packet count per connected master and slave (bytes) 161210585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes) 161310585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes) 161410585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes) 161510585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes) 161610585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 24 # Packet count per connected master and slave (bytes) 161710585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes) 161810892Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 29548 # Packet count per connected master and slave (bytes) 161910585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 44750 # Packet count per connected master and slave (bytes) 162010892Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::total 122704 # Packet count per connected master and slave (bytes) 162111570SCurtis.Dunham@arm.comsystem.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 230944 # Packet count per connected master and slave (bytes) 162211570SCurtis.Dunham@arm.comsystem.iobus.pkt_count_system.realview.ide.dma::total 230944 # Packet count per connected master and slave (bytes) 162310585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes) 162410585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes) 162511570SCurtis.Dunham@arm.comsystem.iobus.pkt_count::total 353728 # Packet count per connected master and slave (bytes) 162610726Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 47842 # Cumulative packet size per connected master and slave (bytes) 162710585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes) 162811245Sandreas.sandberg@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio 634 # Cumulative packet size per connected master and slave (bytes) 162910585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes) 163010585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 32 # Cumulative packet size per connected master and slave (bytes) 163110585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes) 163210585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 163310585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 163410585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 163510585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 48 # Cumulative packet size per connected master and slave (bytes) 163610585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 163710892Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 17558 # Cumulative packet size per connected master and slave (bytes) 163810585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 89500 # Cumulative packet size per connected master and slave (bytes) 163910892Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::total 155834 # Cumulative packet size per connected master and slave (bytes) 164011570SCurtis.Dunham@arm.comsystem.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7334208 # Cumulative packet size per connected master and slave (bytes) 164111570SCurtis.Dunham@arm.comsystem.iobus.pkt_size_system.realview.ide.dma::total 7334208 # Cumulative packet size per connected master and slave (bytes) 164210585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes) 164310585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes) 164411570SCurtis.Dunham@arm.comsystem.iobus.pkt_size::total 7492128 # Cumulative packet size per connected master and slave (bytes) 164511570SCurtis.Dunham@arm.comsystem.iobus.reqLayer0.occupancy 41884500 # Layer occupancy (ticks) 164610585Sandreas.hansson@arm.comsystem.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) 164711353Sandreas.hansson@arm.comsystem.iobus.reqLayer1.occupancy 11500 # Layer occupancy (ticks) 164810585Sandreas.hansson@arm.comsystem.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) 164911570SCurtis.Dunham@arm.comsystem.iobus.reqLayer2.occupancy 345000 # Layer occupancy (ticks) 165010585Sandreas.hansson@arm.comsystem.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) 165111201Sandreas.hansson@arm.comsystem.iobus.reqLayer3.occupancy 9500 # Layer occupancy (ticks) 165210585Sandreas.hansson@arm.comsystem.iobus.reqLayer3.utilization 0.0 # Layer utilization (%) 165311245Sandreas.sandberg@arm.comsystem.iobus.reqLayer4.occupancy 9500 # Layer occupancy (ticks) 165411245Sandreas.sandberg@arm.comsystem.iobus.reqLayer4.utilization 0.0 # Layer utilization (%) 165511201Sandreas.hansson@arm.comsystem.iobus.reqLayer10.occupancy 9500 # Layer occupancy (ticks) 165610585Sandreas.hansson@arm.comsystem.iobus.reqLayer10.utilization 0.0 # Layer utilization (%) 165711441Sandreas.hansson@arm.comsystem.iobus.reqLayer13.occupancy 9000 # Layer occupancy (ticks) 165810585Sandreas.hansson@arm.comsystem.iobus.reqLayer13.utilization 0.0 # Layer utilization (%) 165911201Sandreas.hansson@arm.comsystem.iobus.reqLayer14.occupancy 9500 # Layer occupancy (ticks) 166010585Sandreas.hansson@arm.comsystem.iobus.reqLayer14.utilization 0.0 # Layer utilization (%) 166111201Sandreas.hansson@arm.comsystem.iobus.reqLayer15.occupancy 9500 # Layer occupancy (ticks) 166210585Sandreas.hansson@arm.comsystem.iobus.reqLayer15.utilization 0.0 # Layer utilization (%) 166311441Sandreas.hansson@arm.comsystem.iobus.reqLayer16.occupancy 14500 # Layer occupancy (ticks) 166410585Sandreas.hansson@arm.comsystem.iobus.reqLayer16.utilization 0.0 # Layer utilization (%) 166511201Sandreas.hansson@arm.comsystem.iobus.reqLayer17.occupancy 10000 # Layer occupancy (ticks) 166610585Sandreas.hansson@arm.comsystem.iobus.reqLayer17.utilization 0.0 # Layer utilization (%) 166711570SCurtis.Dunham@arm.comsystem.iobus.reqLayer23.occupancy 25117000 # Layer occupancy (ticks) 166810585Sandreas.hansson@arm.comsystem.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) 166911570SCurtis.Dunham@arm.comsystem.iobus.reqLayer24.occupancy 36500500 # Layer occupancy (ticks) 167010585Sandreas.hansson@arm.comsystem.iobus.reqLayer24.utilization 0.0 # Layer utilization (%) 167111570SCurtis.Dunham@arm.comsystem.iobus.reqLayer25.occupancy 567323274 # Layer occupancy (ticks) 167210585Sandreas.hansson@arm.comsystem.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) 167310892Sandreas.hansson@arm.comsystem.iobus.respLayer0.occupancy 92800000 # Layer occupancy (ticks) 167410585Sandreas.hansson@arm.comsystem.iobus.respLayer0.utilization 0.0 # Layer utilization (%) 167511570SCurtis.Dunham@arm.comsystem.iobus.respLayer3.occupancy 147704000 # Layer occupancy (ticks) 167610585Sandreas.hansson@arm.comsystem.iobus.respLayer3.utilization 0.0 # Layer utilization (%) 167710892Sandreas.hansson@arm.comsystem.iobus.respLayer4.occupancy 170000 # Layer occupancy (ticks) 167810585Sandreas.hansson@arm.comsystem.iobus.respLayer4.utilization 0.0 # Layer utilization (%) 167911570SCurtis.Dunham@arm.comsystem.iocache.tags.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 168011570SCurtis.Dunham@arm.comsystem.iocache.tags.replacements 115453 # number of replacements 168111570SCurtis.Dunham@arm.comsystem.iocache.tags.tagsinuse 10.423128 # Cycle average of tags in use 168210585Sandreas.hansson@arm.comsystem.iocache.tags.total_refs 3 # Total number of references to valid blocks. 168311570SCurtis.Dunham@arm.comsystem.iocache.tags.sampled_refs 115469 # Sample count of references to valid blocks. 168410585Sandreas.hansson@arm.comsystem.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks. 168511570SCurtis.Dunham@arm.comsystem.iocache.tags.warmup_cycle 13098782503000 # Cycle when the warmup percentage was hit. 168611441Sandreas.hansson@arm.comsystem.iocache.tags.occ_blocks::realview.ethernet 3.544201 # Average occupied blocks per requestor 168711570SCurtis.Dunham@arm.comsystem.iocache.tags.occ_blocks::realview.ide 6.878927 # Average occupied blocks per requestor 168811353Sandreas.hansson@arm.comsystem.iocache.tags.occ_percent::realview.ethernet 0.221513 # Average percentage of cache occupancy 168911353Sandreas.hansson@arm.comsystem.iocache.tags.occ_percent::realview.ide 0.429933 # Average percentage of cache occupancy 169011441Sandreas.hansson@arm.comsystem.iocache.tags.occ_percent::total 0.651446 # Average percentage of cache occupancy 169110585Sandreas.hansson@arm.comsystem.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id 169210585Sandreas.hansson@arm.comsystem.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id 169310585Sandreas.hansson@arm.comsystem.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id 169411570SCurtis.Dunham@arm.comsystem.iocache.tags.tag_accesses 1039605 # Number of tag accesses 169511570SCurtis.Dunham@arm.comsystem.iocache.tags.data_accesses 1039605 # Number of data accesses 169611570SCurtis.Dunham@arm.comsystem.iocache.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 169710585Sandreas.hansson@arm.comsystem.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses 169811570SCurtis.Dunham@arm.comsystem.iocache.ReadReq_misses::realview.ide 8808 # number of ReadReq misses 169911570SCurtis.Dunham@arm.comsystem.iocache.ReadReq_misses::total 8845 # number of ReadReq misses 170010585Sandreas.hansson@arm.comsystem.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses 170110585Sandreas.hansson@arm.comsystem.iocache.WriteReq_misses::total 3 # number of WriteReq misses 170210892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_misses::realview.ide 106664 # number of WriteLineReq misses 170310892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_misses::total 106664 # number of WriteLineReq misses 170410585Sandreas.hansson@arm.comsystem.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses 170511570SCurtis.Dunham@arm.comsystem.iocache.demand_misses::realview.ide 115472 # number of demand (read+write) misses 170611570SCurtis.Dunham@arm.comsystem.iocache.demand_misses::total 115512 # number of demand (read+write) misses 170710585Sandreas.hansson@arm.comsystem.iocache.overall_misses::realview.ethernet 40 # number of overall misses 170811570SCurtis.Dunham@arm.comsystem.iocache.overall_misses::realview.ide 115472 # number of overall misses 170911570SCurtis.Dunham@arm.comsystem.iocache.overall_misses::total 115512 # number of overall misses 171011570SCurtis.Dunham@arm.comsystem.iocache.ReadReq_miss_latency::realview.ethernet 5076000 # number of ReadReq miss cycles 171111570SCurtis.Dunham@arm.comsystem.iocache.ReadReq_miss_latency::realview.ide 1670063987 # number of ReadReq miss cycles 171211570SCurtis.Dunham@arm.comsystem.iocache.ReadReq_miss_latency::total 1675139987 # number of ReadReq miss cycles 171310892Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_latency::realview.ethernet 351000 # number of WriteReq miss cycles 171410892Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_latency::total 351000 # number of WriteReq miss cycles 171511570SCurtis.Dunham@arm.comsystem.iocache.WriteLineReq_miss_latency::realview.ide 13414774287 # number of WriteLineReq miss cycles 171611570SCurtis.Dunham@arm.comsystem.iocache.WriteLineReq_miss_latency::total 13414774287 # number of WriteLineReq miss cycles 171711570SCurtis.Dunham@arm.comsystem.iocache.demand_miss_latency::realview.ethernet 5427000 # number of demand (read+write) miss cycles 171811570SCurtis.Dunham@arm.comsystem.iocache.demand_miss_latency::realview.ide 15084838274 # number of demand (read+write) miss cycles 171911570SCurtis.Dunham@arm.comsystem.iocache.demand_miss_latency::total 15090265274 # number of demand (read+write) miss cycles 172011570SCurtis.Dunham@arm.comsystem.iocache.overall_miss_latency::realview.ethernet 5427000 # number of overall miss cycles 172111570SCurtis.Dunham@arm.comsystem.iocache.overall_miss_latency::realview.ide 15084838274 # number of overall miss cycles 172211570SCurtis.Dunham@arm.comsystem.iocache.overall_miss_latency::total 15090265274 # number of overall miss cycles 172310585Sandreas.hansson@arm.comsystem.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses) 172411570SCurtis.Dunham@arm.comsystem.iocache.ReadReq_accesses::realview.ide 8808 # number of ReadReq accesses(hits+misses) 172511570SCurtis.Dunham@arm.comsystem.iocache.ReadReq_accesses::total 8845 # number of ReadReq accesses(hits+misses) 172610585Sandreas.hansson@arm.comsystem.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses) 172710585Sandreas.hansson@arm.comsystem.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses) 172810892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_accesses::realview.ide 106664 # number of WriteLineReq accesses(hits+misses) 172910892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_accesses::total 106664 # number of WriteLineReq accesses(hits+misses) 173010585Sandreas.hansson@arm.comsystem.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses 173111570SCurtis.Dunham@arm.comsystem.iocache.demand_accesses::realview.ide 115472 # number of demand (read+write) accesses 173211570SCurtis.Dunham@arm.comsystem.iocache.demand_accesses::total 115512 # number of demand (read+write) accesses 173310585Sandreas.hansson@arm.comsystem.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses 173411570SCurtis.Dunham@arm.comsystem.iocache.overall_accesses::realview.ide 115472 # number of overall (read+write) accesses 173511570SCurtis.Dunham@arm.comsystem.iocache.overall_accesses::total 115512 # number of overall (read+write) accesses 173610585Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses 173710585Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses 173810585Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses 173910585Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_rate::realview.ethernet 1 # miss rate for WriteReq accesses 174010585Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses 174110892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_miss_rate::realview.ide 1 # miss rate for WriteLineReq accesses 174210892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_miss_rate::total 1 # miss rate for WriteLineReq accesses 174310585Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::realview.ethernet 1 # miss rate for demand accesses 174410585Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses 174510585Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::total 1 # miss rate for demand accesses 174610585Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::realview.ethernet 1 # miss rate for overall accesses 174710585Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses 174810585Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::total 1 # miss rate for overall accesses 174911570SCurtis.Dunham@arm.comsystem.iocache.ReadReq_avg_miss_latency::realview.ethernet 137189.189189 # average ReadReq miss latency 175011570SCurtis.Dunham@arm.comsystem.iocache.ReadReq_avg_miss_latency::realview.ide 189607.627952 # average ReadReq miss latency 175111570SCurtis.Dunham@arm.comsystem.iocache.ReadReq_avg_miss_latency::total 189388.353533 # average ReadReq miss latency 175210892Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_miss_latency::realview.ethernet 117000 # average WriteReq miss latency 175310892Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_miss_latency::total 117000 # average WriteReq miss latency 175411570SCurtis.Dunham@arm.comsystem.iocache.WriteLineReq_avg_miss_latency::realview.ide 125766.653107 # average WriteLineReq miss latency 175511570SCurtis.Dunham@arm.comsystem.iocache.WriteLineReq_avg_miss_latency::total 125766.653107 # average WriteLineReq miss latency 175611570SCurtis.Dunham@arm.comsystem.iocache.demand_avg_miss_latency::realview.ethernet 135675 # average overall miss latency 175711570SCurtis.Dunham@arm.comsystem.iocache.demand_avg_miss_latency::realview.ide 130636.329794 # average overall miss latency 175811570SCurtis.Dunham@arm.comsystem.iocache.demand_avg_miss_latency::total 130638.074607 # average overall miss latency 175911570SCurtis.Dunham@arm.comsystem.iocache.overall_avg_miss_latency::realview.ethernet 135675 # average overall miss latency 176011570SCurtis.Dunham@arm.comsystem.iocache.overall_avg_miss_latency::realview.ide 130636.329794 # average overall miss latency 176111570SCurtis.Dunham@arm.comsystem.iocache.overall_avg_miss_latency::total 130638.074607 # average overall miss latency 176211570SCurtis.Dunham@arm.comsystem.iocache.blocked_cycles::no_mshrs 33964 # number of cycles access was blocked 176310585Sandreas.hansson@arm.comsystem.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked 176411570SCurtis.Dunham@arm.comsystem.iocache.blocked::no_mshrs 3510 # number of cycles access was blocked 176510585Sandreas.hansson@arm.comsystem.iocache.blocked::no_targets 0 # number of cycles access was blocked 176611570SCurtis.Dunham@arm.comsystem.iocache.avg_blocked_cycles::no_mshrs 9.676353 # average number of cycles each access was blocked 176710585Sandreas.hansson@arm.comsystem.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 176810726Sandreas.hansson@arm.comsystem.iocache.writebacks::writebacks 106630 # number of writebacks 176910726Sandreas.hansson@arm.comsystem.iocache.writebacks::total 106630 # number of writebacks 177010585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_misses::realview.ethernet 37 # number of ReadReq MSHR misses 177111570SCurtis.Dunham@arm.comsystem.iocache.ReadReq_mshr_misses::realview.ide 8808 # number of ReadReq MSHR misses 177211570SCurtis.Dunham@arm.comsystem.iocache.ReadReq_mshr_misses::total 8845 # number of ReadReq MSHR misses 177310585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_misses::realview.ethernet 3 # number of WriteReq MSHR misses 177410585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_misses::total 3 # number of WriteReq MSHR misses 177510892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_misses::realview.ide 106664 # number of WriteLineReq MSHR misses 177610892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_misses::total 106664 # number of WriteLineReq MSHR misses 177710585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_misses::realview.ethernet 40 # number of demand (read+write) MSHR misses 177811570SCurtis.Dunham@arm.comsystem.iocache.demand_mshr_misses::realview.ide 115472 # number of demand (read+write) MSHR misses 177911570SCurtis.Dunham@arm.comsystem.iocache.demand_mshr_misses::total 115512 # number of demand (read+write) MSHR misses 178010585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_misses::realview.ethernet 40 # number of overall MSHR misses 178111570SCurtis.Dunham@arm.comsystem.iocache.overall_mshr_misses::realview.ide 115472 # number of overall MSHR misses 178211570SCurtis.Dunham@arm.comsystem.iocache.overall_mshr_misses::total 115512 # number of overall MSHR misses 178311570SCurtis.Dunham@arm.comsystem.iocache.ReadReq_mshr_miss_latency::realview.ethernet 3226000 # number of ReadReq MSHR miss cycles 178411570SCurtis.Dunham@arm.comsystem.iocache.ReadReq_mshr_miss_latency::realview.ide 1229663987 # number of ReadReq MSHR miss cycles 178511570SCurtis.Dunham@arm.comsystem.iocache.ReadReq_mshr_miss_latency::total 1232889987 # number of ReadReq MSHR miss cycles 178610892Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_latency::realview.ethernet 201000 # number of WriteReq MSHR miss cycles 178710892Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_latency::total 201000 # number of WriteReq MSHR miss cycles 178811570SCurtis.Dunham@arm.comsystem.iocache.WriteLineReq_mshr_miss_latency::realview.ide 8076516803 # number of WriteLineReq MSHR miss cycles 178911570SCurtis.Dunham@arm.comsystem.iocache.WriteLineReq_mshr_miss_latency::total 8076516803 # number of WriteLineReq MSHR miss cycles 179011570SCurtis.Dunham@arm.comsystem.iocache.demand_mshr_miss_latency::realview.ethernet 3427000 # number of demand (read+write) MSHR miss cycles 179111570SCurtis.Dunham@arm.comsystem.iocache.demand_mshr_miss_latency::realview.ide 9306180790 # number of demand (read+write) MSHR miss cycles 179211570SCurtis.Dunham@arm.comsystem.iocache.demand_mshr_miss_latency::total 9309607790 # number of demand (read+write) MSHR miss cycles 179311570SCurtis.Dunham@arm.comsystem.iocache.overall_mshr_miss_latency::realview.ethernet 3427000 # number of overall MSHR miss cycles 179411570SCurtis.Dunham@arm.comsystem.iocache.overall_mshr_miss_latency::realview.ide 9306180790 # number of overall MSHR miss cycles 179511570SCurtis.Dunham@arm.comsystem.iocache.overall_mshr_miss_latency::total 9309607790 # number of overall MSHR miss cycles 179610585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for ReadReq accesses 179710585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses 179810585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses 179910585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for WriteReq accesses 180010585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses 180110892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for WriteLineReq accesses 180210892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_miss_rate::total 1 # mshr miss rate for WriteLineReq accesses 180310585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for demand accesses 180410585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::realview.ide 1 # mshr miss rate for demand accesses 180510585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses 180610585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for overall accesses 180710585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses 180810585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses 180911570SCurtis.Dunham@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 87189.189189 # average ReadReq mshr miss latency 181011570SCurtis.Dunham@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 139607.627952 # average ReadReq mshr miss latency 181111570SCurtis.Dunham@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::total 139388.353533 # average ReadReq mshr miss latency 181210892Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet 67000 # average WriteReq mshr miss latency 181310892Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_mshr_miss_latency::total 67000 # average WriteReq mshr miss latency 181411570SCurtis.Dunham@arm.comsystem.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 75719.238009 # average WriteLineReq mshr miss latency 181511570SCurtis.Dunham@arm.comsystem.iocache.WriteLineReq_avg_mshr_miss_latency::total 75719.238009 # average WriteLineReq mshr miss latency 181611570SCurtis.Dunham@arm.comsystem.iocache.demand_avg_mshr_miss_latency::realview.ethernet 85675 # average overall mshr miss latency 181711570SCurtis.Dunham@arm.comsystem.iocache.demand_avg_mshr_miss_latency::realview.ide 80592.531436 # average overall mshr miss latency 181811570SCurtis.Dunham@arm.comsystem.iocache.demand_avg_mshr_miss_latency::total 80594.291416 # average overall mshr miss latency 181911570SCurtis.Dunham@arm.comsystem.iocache.overall_avg_mshr_miss_latency::realview.ethernet 85675 # average overall mshr miss latency 182011570SCurtis.Dunham@arm.comsystem.iocache.overall_avg_mshr_miss_latency::realview.ide 80592.531436 # average overall mshr miss latency 182111570SCurtis.Dunham@arm.comsystem.iocache.overall_avg_mshr_miss_latency::total 80594.291416 # average overall mshr miss latency 182211570SCurtis.Dunham@arm.comsystem.membus.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 182311201Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadReq 54972 # Transaction distribution 182411570SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadResp 411033 # Transaction distribution 182511138Sandreas.hansson@arm.comsystem.membus.trans_dist::WriteReq 33696 # Transaction distribution 182611138Sandreas.hansson@arm.comsystem.membus.trans_dist::WriteResp 33696 # Transaction distribution 182711570SCurtis.Dunham@arm.comsystem.membus.trans_dist::WritebackDirty 1069454 # Transaction distribution 182811570SCurtis.Dunham@arm.comsystem.membus.trans_dist::CleanEvict 193565 # Transaction distribution 182911570SCurtis.Dunham@arm.comsystem.membus.trans_dist::UpgradeReq 34895 # Transaction distribution 183011570SCurtis.Dunham@arm.comsystem.membus.trans_dist::SCUpgradeReq 4 # Transaction distribution 183111336Sandreas.hansson@arm.comsystem.membus.trans_dist::UpgradeResp 8 # Transaction distribution 183211570SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadExReq 394310 # Transaction distribution 183311570SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadExResp 394310 # Transaction distribution 183411570SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadSharedReq 356061 # Transaction distribution 183511570SCurtis.Dunham@arm.comsystem.membus.trans_dist::InvalidateReq 606112 # Transaction distribution 183610892Sandreas.hansson@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 122704 # Packet count per connected master and slave (bytes) 183711201Sandreas.hansson@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.nvmem.port 58 # Packet count per connected master and slave (bytes) 183811138Sandreas.hansson@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.gic.pio 6858 # Packet count per connected master and slave (bytes) 183911570SCurtis.Dunham@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 3212019 # Packet count per connected master and slave (bytes) 184011570SCurtis.Dunham@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::total 3341639 # Packet count per connected master and slave (bytes) 184111570SCurtis.Dunham@arm.comsystem.membus.pkt_count_system.iocache.mem_side::system.physmem.port 237917 # Packet count per connected master and slave (bytes) 184211570SCurtis.Dunham@arm.comsystem.membus.pkt_count_system.iocache.mem_side::total 237917 # Packet count per connected master and slave (bytes) 184311570SCurtis.Dunham@arm.comsystem.membus.pkt_count::total 3579556 # Packet count per connected master and slave (bytes) 184410892Sandreas.hansson@arm.comsystem.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 155834 # Cumulative packet size per connected master and slave (bytes) 184511201Sandreas.hansson@arm.comsystem.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.nvmem.port 420 # Cumulative packet size per connected master and slave (bytes) 184611138Sandreas.hansson@arm.comsystem.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.gic.pio 13716 # Cumulative packet size per connected master and slave (bytes) 184711570SCurtis.Dunham@arm.comsystem.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 109397260 # Cumulative packet size per connected master and slave (bytes) 184811570SCurtis.Dunham@arm.comsystem.membus.pkt_size_system.cpu.l2cache.mem_side::total 109567230 # Cumulative packet size per connected master and slave (bytes) 184911570SCurtis.Dunham@arm.comsystem.membus.pkt_size_system.iocache.mem_side::system.physmem.port 7269248 # Cumulative packet size per connected master and slave (bytes) 185011570SCurtis.Dunham@arm.comsystem.membus.pkt_size_system.iocache.mem_side::total 7269248 # Cumulative packet size per connected master and slave (bytes) 185111570SCurtis.Dunham@arm.comsystem.membus.pkt_size::total 116836478 # Cumulative packet size per connected master and slave (bytes) 185211570SCurtis.Dunham@arm.comsystem.membus.snoops 2560 # Total snoops (count) 185311570SCurtis.Dunham@arm.comsystem.membus.snoopTraffic 163328 # Total snoop traffic (bytes) 185411570SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::samples 2743103 # Request fanout histogram 185510515SAli.Saidi@ARM.comsystem.membus.snoop_fanout::mean 1 # Request fanout histogram 185610515SAli.Saidi@ARM.comsystem.membus.snoop_fanout::stdev 0 # Request fanout histogram 185710515SAli.Saidi@ARM.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 185810515SAli.Saidi@ARM.comsystem.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 185911570SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::1 2743103 100.00% 100.00% # Request fanout histogram 186010515SAli.Saidi@ARM.comsystem.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 186110515SAli.Saidi@ARM.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 186210515SAli.Saidi@ARM.comsystem.membus.snoop_fanout::min_value 1 # Request fanout histogram 186310515SAli.Saidi@ARM.comsystem.membus.snoop_fanout::max_value 1 # Request fanout histogram 186411570SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::total 2743103 # Request fanout histogram 186511570SCurtis.Dunham@arm.comsystem.membus.reqLayer0.occupancy 103939500 # Layer occupancy (ticks) 186610515SAli.Saidi@ARM.comsystem.membus.reqLayer0.utilization 0.0 # Layer utilization (%) 186711441Sandreas.hansson@arm.comsystem.membus.reqLayer1.occupancy 32500 # Layer occupancy (ticks) 186810515SAli.Saidi@ARM.comsystem.membus.reqLayer1.utilization 0.0 # Layer utilization (%) 186911570SCurtis.Dunham@arm.comsystem.membus.reqLayer2.occupancy 5573000 # Layer occupancy (ticks) 187010515SAli.Saidi@ARM.comsystem.membus.reqLayer2.utilization 0.0 # Layer utilization (%) 187111570SCurtis.Dunham@arm.comsystem.membus.reqLayer5.occupancy 7172212711 # Layer occupancy (ticks) 187210585Sandreas.hansson@arm.comsystem.membus.reqLayer5.utilization 0.0 # Layer utilization (%) 187311570SCurtis.Dunham@arm.comsystem.membus.respLayer2.occupancy 4075256665 # Layer occupancy (ticks) 187410515SAli.Saidi@ARM.comsystem.membus.respLayer2.utilization 0.0 # Layer utilization (%) 187511570SCurtis.Dunham@arm.comsystem.membus.respLayer3.occupancy 44789891 # Layer occupancy (ticks) 187610515SAli.Saidi@ARM.comsystem.membus.respLayer3.utilization 0.0 # Layer utilization (%) 187711570SCurtis.Dunham@arm.comsystem.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 187811570SCurtis.Dunham@arm.comsystem.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 187911570SCurtis.Dunham@arm.comsystem.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 188011570SCurtis.Dunham@arm.comsystem.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 188111570SCurtis.Dunham@arm.comsystem.realview.gic.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 188211570SCurtis.Dunham@arm.comsystem.realview.clcd.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 188311570SCurtis.Dunham@arm.comsystem.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 188411239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_cpu.clock 16667 # Clock period in ticks 188511239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_ddr.clock 25000 # Clock period in ticks 188611239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_hsbm.clock 25000 # Clock period in ticks 188711239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_pxl.clock 42105 # Clock period in ticks 188811239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_smb.clock 20000 # Clock period in ticks 188911239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_sys.clock 16667 # Clock period in ticks 189011570SCurtis.Dunham@arm.comsystem.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 189111570SCurtis.Dunham@arm.comsystem.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 189210515SAli.Saidi@ARM.comsystem.realview.ethernet.txBytes 966 # Bytes Transmitted 189310515SAli.Saidi@ARM.comsystem.realview.ethernet.txPackets 3 # Number of Packets Transmitted 189410515SAli.Saidi@ARM.comsystem.realview.ethernet.txIpChecksums 0 # Number of tx IP Checksums done by device 189510515SAli.Saidi@ARM.comsystem.realview.ethernet.txTcpChecksums 0 # Number of tx TCP Checksums done by device 189610515SAli.Saidi@ARM.comsystem.realview.ethernet.txUdpChecksums 0 # Number of tx UDP Checksums done by device 189710515SAli.Saidi@ARM.comsystem.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA 189810515SAli.Saidi@ARM.comsystem.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA 189910515SAli.Saidi@ARM.comsystem.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA 190010515SAli.Saidi@ARM.comsystem.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA 190111138Sandreas.hansson@arm.comsystem.realview.ethernet.totBandwidth 151 # Total Bandwidth (bits/s) 190210515SAli.Saidi@ARM.comsystem.realview.ethernet.totPackets 3 # Total Packets 190310515SAli.Saidi@ARM.comsystem.realview.ethernet.totBytes 966 # Total Bytes 190410515SAli.Saidi@ARM.comsystem.realview.ethernet.totPPS 0 # Total Tranmission Rate (packets/s) 190511138Sandreas.hansson@arm.comsystem.realview.ethernet.txBandwidth 151 # Transmit Bandwidth (bits/s) 190610515SAli.Saidi@ARM.comsystem.realview.ethernet.txPPS 0 # Packet Tranmission Rate (packets/s) 190710515SAli.Saidi@ARM.comsystem.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU 190810515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedSwi 0 # average number of Swi's coalesced into each post 190910515SAli.Saidi@ARM.comsystem.realview.ethernet.totalSwi 0 # total number of Swi written to ISR 191010515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU 191110515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxIdle 0 # average number of RxIdle's coalesced into each post 191210515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR 191310515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU 191410515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxOk 0 # average number of RxOk's coalesced into each post 191510515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR 191610515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU 191710515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxDesc 0 # average number of RxDesc's coalesced into each post 191810515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR 191910515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU 192010515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxOk 0 # average number of TxOk's coalesced into each post 192110515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR 192210515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU 192310515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxIdle 0 # average number of TxIdle's coalesced into each post 192410515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR 192510515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU 192610515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxDesc 0 # average number of TxDesc's coalesced into each post 192710515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR 192810515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU 192910515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxOrn 0 # average number of RxOrn's coalesced into each post 193010515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR 193110515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTotal 0 # average number of interrupts coalesced into each post 193210515SAli.Saidi@ARM.comsystem.realview.ethernet.postedInterrupts 13 # number of posts to CPU 193310515SAli.Saidi@ARM.comsystem.realview.ethernet.droppedPackets 0 # number of packets dropped 193411570SCurtis.Dunham@arm.comsystem.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 193511570SCurtis.Dunham@arm.comsystem.realview.ide.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 193611570SCurtis.Dunham@arm.comsystem.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 193711570SCurtis.Dunham@arm.comsystem.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 193811570SCurtis.Dunham@arm.comsystem.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 193911570SCurtis.Dunham@arm.comsystem.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 194011570SCurtis.Dunham@arm.comsystem.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 194111239Sandreas.sandberg@arm.comsystem.realview.mcc.osc_clcd.clock 42105 # Clock period in ticks 194211239Sandreas.sandberg@arm.comsystem.realview.mcc.osc_mcc.clock 20000 # Clock period in ticks 194311239Sandreas.sandberg@arm.comsystem.realview.mcc.osc_peripheral.clock 41667 # Clock period in ticks 194411239Sandreas.sandberg@arm.comsystem.realview.mcc.osc_system_bus.clock 41667 # Clock period in ticks 194511570SCurtis.Dunham@arm.comsystem.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 194611570SCurtis.Dunham@arm.comsystem.realview.rtc.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 194711570SCurtis.Dunham@arm.comsystem.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 194811570SCurtis.Dunham@arm.comsystem.realview.timer0.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 194911570SCurtis.Dunham@arm.comsystem.realview.timer1.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 195011570SCurtis.Dunham@arm.comsystem.realview.uart.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 195111570SCurtis.Dunham@arm.comsystem.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 195211570SCurtis.Dunham@arm.comsystem.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 195311570SCurtis.Dunham@arm.comsystem.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 195411570SCurtis.Dunham@arm.comsystem.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 195511570SCurtis.Dunham@arm.comsystem.realview.vgic.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 195611570SCurtis.Dunham@arm.comsystem.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 51327142820000 # Cumulative time (in ticks) in various power states 195710515SAli.Saidi@ARM.comsystem.cpu.kern.inst.arm 0 # number of arm instructions executed 195811353Sandreas.hansson@arm.comsystem.cpu.kern.inst.quiesce 16114 # number of quiesce instructions executed 195910515SAli.Saidi@ARM.com 196010515SAli.Saidi@ARM.com---------- End Simulation Statistics ---------- 1961